XRT75L03

THREE CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT WITH JITTER ATTENUATOR

JULY 2003

XP EXAR

GENERAL DESCRIPTION

The XRT75L03 is a three-channel fully integrated Line Interface Unit (LIU) with Jitter Attenuator for E3/ DS3/STS-1 applications. It incorporates 3 independent Receivers, Transmitters and Jitter Attenuators in a single 128 pin LQFP package.

Each channel of the XRT75L03 can be independently configured to operate in the data rate, E3 (34.368 MHz), DS3 (44.736 MHz) or STS-1 (51.84 MHz). Each transmitter can be turned off and tri-stated for redundancy support or for conserving power.

The XRT75L03's differential receiver provides high noise interference margin and is able to receive the data over 1000 feet of cable or with up to 12 dB of cable attenuation.

The XRT75L03 incorporates an advanced crystalless jitter attenuator per channel that can be selected either in the transmit or receive path. The jitter attenuator performance meets the ETSI TBR-24 and Bellcore GR-499 specifications

The XRT75L03 provides both Serial Microprocessor Interface as well as Hardware mode for programming and control.

The XRT75L03 supports local, remote and digital loop-backs. The device also has a built-in Pseudo Random Binary Sequence (PRBS) generator and detector with the ability to insert and detect single bit error for diagnostic purposes.

FEATURES

RECEIVER:

- On chip Clock and Data Recovery circuit for high input jitter tolerance
- Meets E3/DS3/STS-1 Jitter Tolerance Requirement
- Detects and Clears LOS as per G.775
- Receiver Monitor mode handles up to 20 dB flat loss with 6 dB cable attenuation
- On chip B3ZS/HDB3 encoder and decoder that can be either enabled or disabled
- On-chip clock synthesizer provides the appropriate rate clock from a single 12.288 MHz Clock
- Provides low jitter output clock

TRANSMITTER:

- Compliant with Bellcore GR-499, GR-253 and ANSI T1.102 Specification for transmit pulse
- Tri-state Transmit output capability for redundancy applications
- · Each Transmitter can be turned on or off
- Transmitters provide Current Output Drive

JITTER ATTENUATOR:

- On chip advanced crystal-less Jitter Attenuator for each channel
- Jitter Attenuator can be selected in Receive or Transmit paths
- Meets ETSI TBR 24 Jitter Transfer Requirements
- Compliant with jitter transfer template outlined in ITU G.751, G.752, G.755 and GR-499-CORE,1995 standards
- 16 or 32 bits selectable FIFO size
- Jitter Attenuator can be disabled

CONTROL AND DIAGNOSTICS:


- •5 wire Serial Microprocessor Interface for control and configuration
- Supports optional internal Transmit driver monitoring
- Hardware Mode for control and configuration
- Each channel supports Local, Remote and Digital Loop-backs
- Single 3.3 V ± 5% power supply
- 5 V Tolerant digital inputs
- Available in 128 pin LQEP Package
- 40°C to 85°C Industrial Temperature Range

APPLICATIONS

- E3/DS3 Access Equipment
- DSLAMs
- Digital Cross Connect Systems
- CSU/DSU Equipment
- Routers
- Fiber Optic Terminals

REV.1.0.4





TRANSMIT INTERFACE CHARACTERISTICS


- ninal Eq. • Accepts either Single-Rail or Dual-Rail data from Terminal Equipment and generates a bipolar signal to the line
- Integrated Pulse Shaping Circuit
- Built-in B3ZS/HDB3 Encoder (which can be disabled)
- Accepts Transmit Clock with duty cycle of 30%-70%
- Generates pulses that comply with the ITU-T G.703 pulse template for E3 applications.
- Generates pulses that comply with the DSX-3 pulse template, as specified in Bellcore GR-499-CORE and ANSI T1.102 1993
- Generates pulses that comply with the STSX-1 pulse template, as specified in Bellcore GR-253-CORE
- Transmitter can be turned off in order to support redundancy designs

RECEIVE INTERFACE CHARACTERISTICS

- Integrated Adaptive Receive Equalization (optional) for optimal Clock and Data Recovery
- Declares and Clears the LOS defect per ITU-T G.775 requirements for E3 and DS3 applications
- Meets Jitter Tolerance Requirements, as specified in ITU-T G.823_1993 for E3 Applications
- Meets Jitter Tolerance Requirements, as specified in Bellcore GR-499-CORE for DS3 Applications
- Declares Loss of Signal (LOS) and Loss of Lock (LOL) Alarms
- Built-in B3ZS/HDB3 Decoder (which can be disabled)
- Recovered Data can be muted while the LOS Condition is declared
- Outputs either Single-Rail or Dual-Rail data to the Terminal Equipment

XRT75L03 REV.1.0.4

FIGURE 2. PIN OUT OF THE XRT75L03



PART NUMBER	Package	OPERATING TEMPERATURE RANGE
XRT75L03IV	128 Pin LQFP	- 40°C to + 85°C

TABLE OF CONTENTS

GENERAL DESCRIPTION	1
Features	. 1
APPLICATIONS	. 1
TRANSMIT INTERFACE CHARACTERISTICS	
Receive Interface Characteristics	
Figure 1. Block Diagram of the XRT 75L03	
Figure 2. Pin Out of the XRT75L03	
ORDERING INFORMATION	
TABLE OF CONTENTS	
PIN DESCRIPTIONS (BY FUNCTION)	4
SYSTEM-SIDE TRANSMIT INPUT AND TRANSMIT CONTROL PINS	. 4
Transmit Line Side Pins .	
SYSTEM-SIDE RECEIVE OUTPUT AND RECEIVE CONTROL PINS	
	18
GENERAL CONTROL PINS	19
CONTROL AND ALARM INTERFACE	21
POWER SUPPLY AND GROUND PINS	
XRT75L03 PIN LISTING IN NUMERICAL ORDER	
	31
TABLE 1: ABSOLUTE MAXIMUM RATINGS	31
TABLE 2: DC ELECTRICAL CHARACTERISTICS	
2.0 TIMING CHARACTERISTICS	32
Figure 3. Typical interface between terminal equipment and the XRT75L03 (dual-rail data)	32
Figure 4. Transmitter Terminal Input Timing	32
Figure 5. Receiver Data output and code violation timing	33
Figure 6. Transmit Pulse Amplitude test circuit for E3, DS3 and STS-1 Rates	33
3.0 LINE SIDE CHARACTERISTICS:	34
Figure 7. Pulse Mask for E3 (34.368 mbits/s) interface as per iturt G.703	
TABLE 3: E3 TRANSMITTER LINE SIDE OUTPUT AND RECEIVER LINE SIDE INPUT SPECIFICATIONS	
Figure 8. Bellcore GR-253 CORE Transmit Output Pulse Template for SONET STS-1 Applications	
TABLE 4: STS-1 PULSE MASK EQUATIONS	
TABLE 5: STS-1 TRANSMITTER LINE SIDE OUTPUT AND RECEIVER LINE SIDE INPUT SPECIFICATIONS (GR-253) . :	
Figure 9. Transmit Ouput Pulse Template for DS3 as per Bellcore GR-499	37
TABLE 6: DS3 PULSE MASK EQUATIONS	38
TABLE 7: DS3 TRANSMITTER LINE SIDE OUTPUT AND RECEIVER LINE SIDE INPUT SPECIFICATIONS (GR-499)	
Figure 10. Microprocessor Serial Interface Structure	39
Figure 11. Timing Diagram for the Microprocessor Serial Interface	39
TABLE 8: MICROPROCESSOR SERIAL INTERFACE TIMINGS (TA = 250C, VDD= $3.3V \pm 5\%$ and load = 10PF)	
FUNCTIONAL DESCRIPTION:	
4.0 The Transmitter Section:	
Figure 12. Single-Rail or NRZ Data Format (Encoder and Decoder are Enabled)	
Figure 13. Dual-Rail Data Format (encoder and decoder are disabled)	
4.1 TRANSMIT CLOCK:	
4.2 B3ZS/HDB3 ENCODER:	
4.2.1 B3ZS Encoding: 4.2.2 HDB3 Encoding:	
Figure 14. B3ZS Encoding Format	
Figure 15. HDB3 Encoding Format	
4.3 TRANSMIT PULSE SHAPER:	
4.3.1 Guidelines for using Transmit Build Out Circuit:	

XRT75L03 REV. 1.0.4

 4.3.2 Interfacing to the line: 4.4 TRANSMIT DRIVE MONITOR: 4.5 TRANSMITTER SECTION ON/OFF: 5.0 The Receiver Section: 5.1 AGC/EQUALIZER: Figure 16. Transmit Driver Monitor set-up. 5.1.1 Interference Tolerance: Figure 17. Interference Margin Test Set up for DS3/STS-1 5.2 CLOCK AND DATA RECOVERY: Figure 18. Interference Margin Test Set up for E3. 	44 44 44 44 45 45 46 46
4.5 TRANSMITTER SECTION ON/OFF: 5.0 The Receiver Section: 5.1 AGC/Equalizer: Figure 16. Transmit Driver Monitor set-up. 5.1.1 Interference Tolerance: Figure 17. Interference Margin Test Set up for DS3/STS-1 5.2 CLOCK AND DATA RECOVERY: Figure 18. Interference Margin Test Set up for E3.	44 44 44 45 45 46
5.0 The Receiver Section: 5.1 AGC/Equalizer: Figure 16. Transmit Driver Monitor set-up. 5.1.1 Interference Tolerance: Figure 17. Interference Margin Test Set up for DS3/STS-1 5.2 CLOCK AND DATA RECOVERY: Figure 18. Interference Margin Test Set up for E3.	44 44 45 45 46
5.1 AGC/Equalizer: Figure 16. Transmit Driver Monitor set-up. <i>5.1.1 Interference Tolerance:</i> Figure 17. Interference Margin Test Set up for DS3/STS-1 <i>5.2 CLOCK AND DATA RECOVERY:</i> Figure 18. Interference Margin Test Set up for E3.	44 44 45 45 46
Figure 16. Transmit Driver Monitor set-up. 5.1.1 Interference Tolerance: Figure 17. Interference Margin Test Set up for DS3/STS-1 5.2 CLOCK AND DATA RECOVERY: Figure 18. Interference Margin Test Set up for E3.	44 45 45 46
5.1.1 Interference Tolerance: Figure 17. Interference Margin Test Set up for DS3/STS-1 5.2 CLOCK AND DATA RECOVERY: Figure 18. Interference Margin Test Set up for E3.	45 45 46 46
Figure 17. Interference Margin Test Set up for DS3/STS-1 5.2 CLOCK AND DATA RECOVERY: Figure 18. Interference Margin Test Set up for E3.	45 46 46
5.2 CLOCK AND DATA RECOVERY: Figure 18. Interference Margin Test Set up for E3.	 46 46
5.2 CLOCK AND DATA RECOVERY: Figure 18. Interference Margin Test Set up for E3.	 46 46
Figure 18. Interference Margin Test Set up for E3.	46
TABLE 9: INTERFERENCE MARGIN TEST RESULTS	
5.3 B3ZS/HDB3 DECODER:	
5.4 LOS (Loss of Signal) Detector:	
5.4.1 DS3/STS-1 LOS Condition:	
DISABLING ALOS/DLOS DETECTION:	
5.4.2 E3 LOS Condition:	47
TABLE 10: THE ALOS (ANALOG LOS) DECLARATION AND CLEARANCE THRESHOLDS FOR A GIVEN SETTING OF	
LOSTHR AND REGEN (DS3 AND STS-1 APPLICATIONS)	47
Figure 19. Loss Of Signal Definition for E3 as per ITU-T G.775	
Figure 20. Loss of Signal Definition for E3 as per ITU-T G.775.	
5.4.3 Muting the Recovered Data with LOS condition:	
6.0 Jitter:	رب
6.1 JITTER TOLERANCE RECEIVER:	
6.1.1 DS3/STS-1 Jitter Tolerance Requirements:	
Figure 21. Jitter Tolerance Measurements	
6.1.2 E3 Jitter Tolerance Requirements:	
Figure 22 Input litter Tolerance For DS3/STS4	50 50
Figure 22. Input Jitter Tolerance For DS3/STS-1	50
6.2 JITTER TRANSFER - RECEIVER/TRANSMITTER	50
6.3 JITTER ATTENUATOR:	51
TABLE 11: JITTER AMPLITUDE VERSUS MODULATION FREQUENCY (JITTER TOLERANCE)	
TABLE 12: JITTER TRANSFER SPECIFICATION/REFERENCES	
6 3 1 litter Generation:	57
6.3.1 Jitter Generation: 7.0 Serial Host interface:	52 52
Table 13: Jitter Transfer Pass Masks	52
Figure 24. Jitter Transfer Requirements and Jitter Attenuator Performance	52
Figure 24. Jiller Hansler Requirements and Jiller Altenuator Penormance	52
TABLE 14: FUNCTIONS OF SHARED PINS TABLE 15: XRT75L03 REGISTER MAP - QUICK LOOK	53
THE REGISTER MAP AND DESCRIPTION FOR THE XRT75L03 3-CHANNED DS3/E3/STS-1 LIU	56
TABLE 16: COMMAND REGISTER ADDRESS MAP, WITHIN THE XRT75L03 3-CHANNEL DS3/E3/STS-1 LIU w/ J	
Attenuator IC	
THE GLOBAL/CHIP-LEVEL REGISTERS	58
	58
REGISTER DESCRIPTION - GLOBAL REGISTERS	58
TABLE 17: LIST AND ADDRESS LOCATIONS OF GLOBAL REGISTERS	58
TABLE 18: APS/REDUNDANCY CONTROL REGISTER - CR0 (ADDRESS LOCATION = 0x00)	58
TABLE 19: BLOCK LEVEL INTERRUPT ENABLE REGISTER - CR32 (ADDRESS LOCATION = 0x20)	
TABLE 20: BLOCK LEVEL INTERRUPT STATUS REGISTER - CR33 (ADDRESS LOCATION = 0x21)	
TABLE 21: DEVICE/PART NUMBER REGISTER - CR62 (ADDRESS LOCATION = 0x3E)	
THE PER-CHANNEL REGISTERS	
TABLE 22: CHIP REVISION NUMBER REGISTER - CR63 (Address Location = 0x3F)	
TABLE 22: CHIP REVISION NUMBER REGISTER - CROS (ADDRESS LOCATION = 0.357) TABLE 23: COMMAND REGISTER ADDRESS MAP, WITHIN THE XRT75L03 3-CHANNEL DS3/E3/STS-1 LIU w/ J	
REGISTER DESCRIPTION - PER CHANNEL REGISTERS	66

THREE CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT WITH JITTER ATTENUATOR

XP EXAR

XRT75L03 *REV. 1.0.4* THREE CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT WITH JITTER ATTENUATOR

TABLE 24: SOURCE LEVEL INTERRUPT ENABLE REGISTER - CHANNEL 0 ADDRESS LOCATION = 0x01	66
TABLE 25: SOURCE LEVEL INTERRUPT STATUS REGISTER - CHANNEL 0 ADDRESS LOCATION = 0x02	
TABLE 26: ALARM STATUS REGISTER - CHANNEL 0 ADDRESS LOCATION = 0x03	
TABLE 27: TRANSMIT CONTROL REGISTER - CHANNEL 0 ADDRESS LOCATION = 0x04	
TABLE 28: RECEIVE CONTROL REGISTER - CHANNEL 0 ADDRESS LOCATION = 0x05	
TABLE 29: CHANNEL CONTROL REGISTER - CHANNEL 0 ADDRESS LOCATION = 0x06	
TABLE 30: JITTER ATTENUATOR CONTROL REGISTER - CHANNEL 0 ADDRESS LOCATION = 0x07	
8.0 Diagnostic Features:	
8.1 PRBS GENERATOR AND DETECTOR:	
8.2 LOOPBACKS:	
Figure 25. PRBS MODE	
8.2.1 ANALOG LOOPBACK:	
Figure 26. Analog Loopback	85
8.2.2 DIGITAL LOOPBACK:	86
8.2.3 REMOTE LOOPBACK:	86
Figure 27. Digital Loopback	
Figure 28. Remote Loopback	86
8.3 TRANSMIT ALL ONES (TAOS):	87
Figure 29. Transmit All Ones (TAOS)	87
ORDERING INFORMATION	88
PACKAGE DIMENSIONS - 14x20 MM, 128 PIN PACKAGE	88
REVISIONS	89
no are to t	
ter Starter	
Contraction of the second s	
Figure 26. Analog Loopback 8.2.2 DIGITAL LOOPBACK: 8.2.3 REMOTE LOOPBACK: Figure 27. Digital Loopback 9.3 TRANSMIT ALL ONES (TAOS): Figure 29. Transmit All Ones (TAOS): Package DIMENSIONS - 14x20 MM, 128 PIN PACKAGE REVISIONS	

Ш

PIN DESCRIPTIONS (BY FUNCTION)

PIN #	SIGNAL NAME	Түре	DESCRIPTION
38	TxON_0	I	Transmitter ON Input - Channel 0:
1	TxON_1		Transmitter ON Input - Channel 1:
125	TxON_2		Transmitter ON Input - Channel 2:
			These input pins are used to either enable or disable the Transmit Output Driver corresponding to Channel_n.
	>		"Low" - Disables the Transmit Output Driver of the corresponding Channel. In this setting, the corresponding TTIP_n and TRING_n output pins will be tri-stated.
	data sh	Dr	"High" - Enables the Transmit Output Driver of the corresponding Channel. In this setting, the corresponding TTIP_n and TRING_n output pins will be enabled.
	S	0,	Notes:
	80		1. Even when the XRT75L03 is configured in HOST mode, these pins will be active. To enable software control of the Transmit Output Driver outputs, pull these pins "High".
		3	2. When Transmitters are turned off either in Host or Hardware mode, the TTIP and TRing outputs are Tri-stated.
		QL	3. These pins are internally pulled "High"
35	TxClk_0	I	Transmit Clock Input - Channel 0:
4	TxClk_1		Transmit Clock Input f - Channel 1:
26	TxClk_2		Transmit Clock Input - Channel 2:
			These input pins have two functions:
			 They function as the timing source for the Transmit Section of the corresponding channel within the XRT75L03.
			 They also are used by the Transmit Section of the LIU IC to sample the corresponding TPDATA_n and TNDATA_n input pin.
			Note: The user is expected to supply a 44.736MHz ± 20ppm clock signal (for DS3 applications), 34.368MHz ± 20 ppm clock signal (for E3 applications) or a 51.84MHz ± 4.6ppm clock signal (for STS-1, Stratum 3E or better applications).

Pin #	SIGNAL NAME	Түре	DESCRIPTION
34	TPDATA_0/TxDATA_0	I	Transmit Positive Data Input - Channel 0:
3	TPDATA_1/TxDATA_1		Transmit Positive Data Input - Channel 1:
25	TPDATA_2/TxDATA_2		Transmit Positive Data Input - Channel 2:
			Transmit Positive Data/Data Input - Channel n:
			The function of these input pins depends upon whether the corresponding channel has been configured to operate in the Single-Rail or Dual-Rail Mode.
			Single Rail Mode - Transmit Data Input - Channel n:
	data	he pro	If the Channel has been configured to operate in the Single-Rail Mode, then all transmit output data will be serially applied to this input pin. This signal will latched into the Transmit Section circuitry upon either the rising or fall- ing edge of the TxCLK_n signal, depending upon user configuration. In the Single-Rail Mode, the Transmit Section of the LIU IC will then encode this data into either the B3ZS line code (for DS3 and STS-1 applications) or the HDB3 line code (for E3 applications).
		0	Dual Rail Mode - Transmit Positive Data Input - Channel n:
		and ma	upon either the rising or falling edge of the TxCLK_n signal, depending upon user configuration.
			In the Dual-Rail Mode, the Transmit Section of the LIU IC will NOT encode this data into either the B3ZS or HDB3 line codes. If the user configures the LIU IC to operate in the Dual-Rail Mode, then B3ZS/HDB3 encoding must have already been done prior to providing the transmit output data to this input pin.
33	TNData_0	I	Transmit Negative Data Input - Channel 0:
2	TNData_1		Transmit Negative Data Input - Channel 1:
24	TNData_2		Transmit Negative Data Input - Channel 2:
			If a Channel has been configured to operate in the Dual-Rail Mode, then the user should apply a pulse to this input pin anytime the Transmit Section of the LIU IC is suppose to generate and transmit a negative-polarity pulse onto the line. This signal will be latched into the Transmit Section circuitry upon either the rising or falling edge of the TxCLK_n signal, depending upon user configuration.
			Note: If the Channel has been configured operate in the Single-Rail Mode, then this input pin has no function, and should be tied to GND.


XRT75L03 *REV. 1.0.4*

THREE CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT WITH JITTER ATTENUATOR

PIN #	SIGNAL NAME	Түре	DESCRIPTION
37	TAOS_0	I	Transmit "All Ones" Input - Channel 0:
7	TAOS_1		Transmit "All Ones" Input - Channel 1:
8	TAOS_2		Transmit "All Ones" Input - Channel 2:
			These input pin are used to configure the Transmit Section of the corre- sponding channel to generate and transmit an unframed "All Ones" pattern via the DS3, E3 or STS-1 line signal to the remote terminal equipment. When this configuration is implemented the Transmit Section will ignore the data that it is accepting from the System-side equipment and will overwrite this data will the "All Ones" Pattern.
	d'an the		"Low" - Does not configure the channel to transmit an unframed "All Ones" Pattern to the remote terminal equipment. In this mode, the Transmit Sec- tion of the Channel will output data based upon the signals that are applied to the TxPOS_n and TxNEG_n input pins.
	data sh	e a lu	"High" - Configures the Channel to transmit an unframed "All Ones" Pattern to the remote terminal equipment. In this mode, the Transmit Section will override the data that is applied to the TxPOS_n and TxNEG_n input pins, and will proceed to generate and transmit an unframed "All Ones" pattern.
	an.	y Qr	<i>Mode and should be tied to GND.</i>
		ろご	5. These input pins are internally pulled down.
36	TxLEV_0	94	Transmit Line Build-Out Enable/Disable Select - Channel 0:
9	TxLEV_1		Transmit Line Build-Out Enable/Disable Select - Channel 1:
10	TxLEV_2		Transmit Line Build-Out Enable/Disable Select - Channel 2:
			These input pins are used to enable or disable the Transmit Line Build-Out (e.g., pulse-shaping) circuit within the corresponding channel. The user should set these input pins either "High" or "Low" based upon the following guidelines. "Low" - If the cable length between the Transmit Output of the correspond- ing Channel and the DSX-3/STSX-1 location is 225 feet or less.
			"High" - If the cable length between the Transmit Output of the correspond- ing Channel and the DSX-3/STSX-1 location is 225 feet or more. Notes:
			 These guidelines must be followed in order to insure that the Transmit Section of Channel_n will always generate a DS3 pulse that complies with the Isolated Pulse Template requirements per Bellcore GR-499-CORE, or an STS-1 pulse that complies with the Pulse Template requirements per Telcordia GR-253-CORE.
			 This input pin is inactive if the XRT75L03 has been configured to operate in the Host Mode, or if the corresponding channel has been configured to operate in the E3 Mode. If either of these cases are true, then tie this input pin to GND.
			3. These input pins are internally pulled "Low".

XP EXAR

SIGNAL NAME	Түре	DESCRIPTION
DMO_0	0	Drive Monitor Output - Channel 0:
DMO_1		Drive Monitor Output - Channel 1:
DMO_2		Drive Monitor Output - Channel 2:
		These output signals are used to indicate some sort of fault condition within the Transmit Output signal path.
		This output pin will toggle "High" anytime the Transmit Drive Monitor cir- cuitry either, via the corresponding MTIP and MRING input pins or inter- nally, detects no bipolar pulses via the Transmit Output line signal (e.g., via the TTIP_n and TRING_n output pins) for 128 bit-periods.
0	he	This output pin will be driven "Low" anytime the Transmit Drive Monitor cir- cuitry has detected at least one bipolar pulse via the Transmit Output line signal within the last 128 bit periods.
TxClkINV/ 💘	D.	Hardware Mode: Transmit Clock Invert
SClk	Sz O	Host Mode: Serial Clock Input:
	0	Hardware mode
•	and	This input pin is used to select the edge of the TxCLK_n input that the Transmit Section of all channels will use to sample the TPDATA_n and TNDATA_n input pins.
	Th:	Setting this input pin "High" configures all three Transmitters to sample the TPData_n and TNData_n data on the rising edge of the TxClk_n.
		Setting this input pin "Low" configures all three Transmitters to sample the TPData_n and TNData_n data on the falling edge of the TxClk_n .
		Host Mode
		In the Host Mode this pin functions as SClk input pin please refer to the pin descriptions for the Microprocessor interface.
	DMO_0 DMO_1 DMO_2 TxClkINV/	DMO_0 O DMO_1 DMO_2 TxClkINV/



TRANSMIT LINE SIDE PINS

PIN #	SIGNAL NAME	Түре	DESCRIPTION
30	TTIP_0	0	Transmit TTIP Output - Positive Polarity Signal - Channel 0:
11	TTIP_1		Transmit TTIP Output - Positive Polarity Signal - Channel 1:
21	TTIP_2		Transmit TTIP Output - Positive Polarity Signal - Channel 2:
			These output pins along with the corresponding TRING_n output pins, function as the Transmit DS3/E3/STS-1 Line output signal drivers for a given channel, of the XRT75L03.
			Connect this signal and the corresponding TRING_n output signal to a 1:1 transformer.
	a l	6	Whenever the Transmit Section of the Channel generates and transmits a posi- tive-polarity pulse onto the line, this output pin will be pulsed to a "higher-volt- age" than its corresponding TRING_n output pins.
	A A KA	he pro	Conversely, whenever the Transmit Section of the Channel generates and trans- mit a negative-polarity pulse onto the line, this output pin will be pulsed to a "lower-voltage" than its corresponding TRING_n output pin.
		ee.	Note: This output pin will be tri-stated whenever the corresponding TxON_n input pin or bit-field is set to "0".
28	TRing_0	70	Transmit Ring Output - Negative Polarity Signal - Channel 0:
13	TRing_1	1	Transmit Ring Output - Negative Polarity Signal - Channel 1:
19	TRing_2	6	Transmit Ring Output - Negative Polarity Signal - Channel 2:
		•	These output pins along with the corresponding TTIP_n output pins, function as the Transmit DS3/E3/STS-1 Line output signal drivers for a given channel, within the XRT75L03.
			Connect this signal and the corresponding TTIP_n output signal to a 1:1 trans- former.
			Whenever the Transmit Section of the Channel generates and transmits a posi- tive-polarity pulse onto the line. This output pin will be pulsed to a "lower-volt- age" than its corresponding TTIP_n output pins.
			Conversely, whenever the Transmit Section of the Channel generates and trans- mit a negative-polarity pulse onto the line. This output pin will be pulsed to a "higher-voltage" than its corresponding TTIP_n output pin.
			Note: This output pin will be tri-stated whenever the corresponding TxON_n input pin or bit-field is set to "0".

XRT75L03

REV. 1.0.4

THREE CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT WITH JITTER ATTENUATOR

TRANSMIT LINE SIDE PINS

Pin #	SIGNAL NAME	Түре	DESCRIPTION
31	MTIP_0	I	Monitor Tip Input - Positive Polarity Signal - Channel 0:
6	MTIP_1		Monitor Tip Input - Positive Polarity Signal - Channel 1:
17	MTIP_2		Monitor Tip Input - Positive Polarity Signal - Channel 2:
			These input pins along with MRING_n function as the Transmit Drive Monitor Output (DMO) input monitoring pins. To (1) monitor the Transmit Output line signal and (2) to perform this monitoring externally, then this pin MUST be connected to the corresponding TTIP_n output pin via a 274 ohm series resistor. Similarly, the MRING_n input pin MUST also be connected to its corresponding TRING_n output pin via a 274 ohm series resistor.
	Q	The Lashe and	The MTIP_n and MRING_n input pins will continuously monitor the Transmit Output line signal via the TTIP_n and TRING_n output pins for bipolar activity. If these pins do not detect any bipolar activity for 128 bit periods, then the Trans- mit Drive Monitor circuit will drive the corresponding DMO_n output pin "High" in order to denote a possible fault condition in the Transmit Output Line signal path. Notes:
		9	1. These input pins are inactive if the user choose to internally monitor the Transmit Output line signal.
		10	2 Internal Monitoring is only available as an option if the XRT75L03 in is being operated in the Host Mode.
32	MRing_0	I	Monitor Ring Input - Channel 0:
5	MRing_1		Monitor Ring Input - Channel 1:
16	MRing_2		Monitor Ring Input - Channel 2:
			These input pins along with MTIP_n function as the Transmit Drive Monitor Out- put (DMO) input monitoring pins. To (1) monitor the Transmit Output line signal and (2) to perform this monitoring externally, then this input pin MUST be con- nected to the corresponding TRING_n output pin via a 274 ohm series resistor. Similarly, the MTIP_n input pin MUST be connected to its corresponding TTIP_n output pin via a 274 ohm series resistor. The MTIP_n and MRING_n input pins will continuously monitor the Transmit Output line signal via the TTIP_n and TRING_n output pins for bipolar activity. If these pins do not detect any bipolar activity for 128 bit periods, then the Trans- mit Drive Monitor circuit will drive the corresponding DMO_n output pin "High" to indicate a possible fault condition in the Transmit Output Line signal path. <i>Notes:</i>
			1. These input pins are inactive if the user chooses to internally monitor the Transmit Output line signal.
			 Internal Monitoring is only available as an option if the XRT75L03 is being operated in the Host Mode.

PIN #	SIGNAL NAME	Түре	DESCRIPTION
60	RLOS_0	0	Receive Loss of Signal Output Indicator - Channel 0:
104	RLOS_1		Receive Loss of Signal Output Indicator - Channel 1:
63	RLOS_2		Receive Loss of Signal Output Indicator - Channel 2:
			This output pin indicates whether or not the corresponding channel is declaring the Loss of Signal (LOS) Defect condition.
			"Low" - Indicates that the corresponding Channel is NOT currently declaring the LOS defect condition.
			"High" - Indicates that the corresponding Channel is currently declaring the LOS defect condition.
61	RLOL_0	0	Receive Loss of Lock Output Indicator - Channel 0:
103	RLOL_1	9	Receive Loss of Lock Output Indicator - Channel 1:
64	RLOL_2 💊	~~~~	Receive Loss of Lock Output Indicator - Channel 2:
		Sheer and	This output pin indicates whether or not the corresponding channel is declaring the Loss of Lock (LOL) Condition.
	•		"Low" Indicates that the corresponding Channel is NOT declaring the LOL con-
		n.	"High" - Indicates that the corresponding Channel is currently declaring the LOL condition.
			Note: The Receive Section of a given channel will declare the LOL condition anytime the frequency of the Recovered Clock (RCLK) signal differs from that of the E3CLK input clock signal (if the channel is operating in the E3 Mode), the DS3CLK input clock signal (if the channel is operating in the DS3 Mode) the STS-1CLK input clock signal (if the channel is operating in the STS-1 Mode), or that clock signal which is derived from the SFM Clock Synthesizer block (if the chip is operating in the Single-Frequency Mode) by 0.5% (or 5000ppm) or more.
58	RPOS_0/RDATA_0	0	Receive Positive Data Output - Receive Data Output - Channel 0:
112	RPOS_1/RDATA_1		Receive Positive Data Output - Receive Data Output - Channel 1:
53	RPOS_2/RDATA_2		Receive Positive Data Output - Receive Data Output - Channel 2:
			The function of these output pins depends upon whether the channel/device has been configured to operate in the Single-Rail or Dual-Rail Mode.
			Dual-Rail Mode - Receive Positive Polarity Data Output
			If the channel/device has been configured to operate in the Dual-Rail Mode, then all positive-polarity data will be output via this output pin. The negative- polarity data will be output via the corresponding RNEG_n output pin. In other words, the Receive Section of the corresponding Channel will pulse this output pin "High" for one period of RCLK_n anytime it receives a positive-polarity pulse via the RTIP/RRING input pins.
			The data that is output via this pin is updated upon a user-selectable edge of the RCLK_n output clock signal.
			Single-Rail Mode - Receive Data Output
			If the channel/device has been configured to operate in the Single-Rail Mode, then all Receive (or Recovered) data will be output via this output pin.
			The data that is output via this pin is updated upon a user-selectable edge of the RCLK_n output clock signal.

PIN #	SIGNAL NAME	Түре	DESCRIPTION
57	RNEG_0/LCV_0	0	Receive Negative Data Output/Line Code Violation Indicator - Channel 0:
113	RNEG_1/LCV_1		Receive Negative Data Output/Line Code Violation Indicator - Channel 1:
52	RNEG_2/LCV_2		Receive Negative Data Output/Line Code Violation Indicator - Channel 2:
			The function of these pins depends on whether the XRT75L03 is configured in Single Rail or Dual Rail mode.
			Dual-Rail Mode - Receive Negative Polarity Data Output
	Q	The Lashe	If the channel/device has been configured to operate in the Dual-Rail Mode, then all negative-polarity data will be output via this output pin. The positive- polarity data will be output via the corresponding RPOS_n output pin. In other words, the Receive Section of the corresponding Channel will pulse this output pin "High" for one period of RCLK_n anytime it receives a negative-polarity pulse via the RTIP/RRING input pins.
		0	The data that is output via this pin is updated upon a user-selectable edge of the RCLK_n output clock signal.
		90	Single-Rail Mode - Line Code Violation Indicator Output
		9	If the channel/device has been configured to operate in the Single-Rail Mode, then this particular output pin will function as the Line Code Violation indicator output.
			In this configuration, the Receive Section of the Channel will pulse this output pin "High" for at least one RCLK period whenever it detects either an LCV (Line Code Violation) or an EXZ (Excessive Zero Event).
			The data that is output via this pin is updated upon a user-selectable edge of the RCLK_n output clock signal.
56	RxClk_0	0	Receive Clock Output - Channel 0:
114	RxClk_1		Receive Clock Output - Channel 1;
51	RxClk_2		Receive Clock Output - Channel 2:
			This output pin functions as the Receive or recovered clock signal. All Receive (or recovered) data will output via the RPOS_n and RNEG_n outputs upon the user-selectable edge of this clock signal.
			Additionally, if the device/channel has been configured to operate in the Single- Rail Mode, then the RNEG_n/LCV_n output pins will also be updated upon the user-selectable edge of this clock signal.
75	REQEN_0	I	Receive Equalization Enable Input - Channel 0:
95	REQEN_1		Receive Equalization Enable Input - Channel 1:
84	REQEN_2		Receive Equalization Enable Input - Channel 2:
			These input pins are used to either enable or disable the Receive Equalizer block within the Receive Section of the corresponding channel.
			"Low" - Disables the Receive Equalizer within the corresponding channel.
			"High" - Enables the Receive Equalizer within the corresponding channel.
			 For virtually all applications, it is recommend that this input pin be pulled "High" and enable the Receive Equalizer.
			2. This input pin ignored and should be tied to GND if the XRT75L03 device has been configured to operate in the Host Mode.
			<i>3. These input pins are internally pulled low.</i>

XRT75L03 *REV. 1.0.4*

THREE CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT WITH JITTER ATTENUATOR

PIN #	SIGNAL NAME	Түре	DESCRIPTION
71	LOSMUT/	I/O	Muting Upon LOS Enable/Interrupt Output Pin
	ĪNT		This input pin is used to configure the Receive Section, in each of the three channels within the chip, to automatically pull their corresponding Recovered Data Output pins (e.g. RPOS_n and RNEG_n) to GND anytime and for the duration that the Receive Section declares the LOS defect condition. In other words, this feature if enabled will cause the Receive Channel to automatically mute the Recovered data anytime and for the duration that the Receive Section declares the LOS defect condition.
			"Low" - Disables the Muting upon LOS feature. In this setting the Receive Sec- tion will NOT automatically mute the Recovered Data whenever it is declaring the LOS defect condition.
	0'ar	he prod	"High" - Enables the Muting upon LOS feature. In this setting the Receive Section will automatically mute the Recovered Data whenever it is declaring the LOS defect condition.
	`	0	Notes:
		Per s	1. This input pin is will function as the Interrupt Request output pin within the Microprocessor Serial Interface, if the XRT75L03 has been configured to operate in the Host Mode.
		na	2. This configuration setting applies globally to each of the three (3) channels within the XRT75L03.
99	LOSTHR		Analog LOS Detector Threshold Level Select Input:
			This input pin permits the user to select both of the following parameters for the Analog LOS Detector within each of the three Receive Sections within the XRT75L03 device.
			 The Analog LOS Defect Declaration Threshold (e.g., the maximum signal level that the Receive Section of a given channel must detect before declaring the LOS Defect condition), and
			 The Analog LOS Defect Clearance Threshold (e.g., the minimum signal level that the Receive Section of a given channel must detect before clearing the LOS Defect condition)
			Setting this input pin "High" selects one set of Analog LOS Defect Declaration and Clearance thresholds. Setting this input pin "Low" selects the other set of Analog LOS Defect Declaration and Clearance thresholds.
			Please see Table 10 for more details.
			Note: This input pin is only active if at least one channel within the XRT75L03 has been configured to operate in the DS3 or STS-1 Modes.

PIN #	SIGNAL NAME	Түре	DESCRIPTION
69	RxMON/	I	Receiver Monitor Mode Enable:
	SDO		This input pin permits the user to configure each of the three (3) Receive Sections within the XRT75L03 device, into the Receiver Monitor Mode.
			If the user configures each of the Receive Sections into the Receive Monitor Mode, then each of the Receiver Sections will be able to receive a nominal DSX-3/STSX-1 signal that has been attenuated by 20dB of flat loss along with 6dB of cable loss, in an error-free manner, and without declaring the LOS defect condition.
			"Low" - Configures each of the Receive Sections to operate in the Normal Mode.
		13	"High" - Configures each of the Receive Sections to operate in the Receive Monitor Mode.
	9	0	Notes:
		The Lashe	1. This input pin will function as the SDO (Serial Data Output pin within the Microprocessor Serial Interface) whenever the XRT75L03 has been configured to operate in the Host Mode.
		92	2. This configuration setting applies globally to all three (3) of the channels within the XRT75L03.
68	RxON/	I Q	Receive ON:
	SDI		This input pin permits the user to either turn on or turn off each of the three (3) Receive Sections within the XRT75L03. If the user turns on the Receive Sections of each channel, then all three channels will begin to receive the incoming DS3, E3 or STS-1 data-streams via the RTIP_n and RRING_n input pins.
			Conversely, if the user turns off the Receive Section, then the entire Receive Section (e.g., the AGC and Receive Equalizer blocks, Clock Recovery PLL, etc.) will be powered down.
			"Low" - Shuts off the Receive Sections within each of the three (3) Channels in the XRT75L03.
			"High" - Turns on the Receive Sections within each of the three (3) Channels in the XRT75L03.
			Notes:
			 This input pin will function as the SD (Serial Data Input pin within the Microprocessor Serial Interface) whenever the XRT75L03 has been configured to operate in the Host Mode.
			2. This configuration setting applies globally to all three (3) of the channels within the XRT75L03 device.
			3. This pin is internally pulled low.

THREE CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT WITH JITTER ATTENUATOR

PIN #	SIGNAL NAME	Түре	DESCRIPTION
66	RxClkINV/	I	Receive Clock Invert Input - Chip Selectl:
	CS		In Hardware Mode is pin is used to configure the Receive Sections of the three (3) channels in the XRT75L03 to either output the recovered data via the RPOS_n or RNEG_n/LCV_n output pins upon either the rising or falling edge of the RCLK_n clock output signal.
			"Low" - Configures each of the Receive Sections to output the recovered data via the RPOS_n and RNEG_n/LCV_n output pins upon the rising edge of the RCLK_n output clock signal.
			"High" - Configures each of the Receive Sections to output the recovered data via the RPOS_n and RNEG_n/LCV_n output pins upon the falling edge of the RCLK_n output clock signal.
		8	Notes:
	dara.	D _p	 This input pin will function as the CS (Chip Select Input pin) of the Microprocessor Serial Interface when the XRT75L03 has been configured to operate in the Host Mode.
		No.	2. This configuration setting applies globally to all three (3) of the channels within the XRT75L03.
	(he pro	3 If the Receive Sections are configured to operate in the Single-Rail Mode, then the LCV_n output pin will be updated on the user-selected edge of the RCLK_n signal, per this configuration selection.
106	SFM_EN	I	Single Frequency Mode Enable:
			This input pin is used to configure the XRT75L03 to operate in the SFM (Single Frequency) Mode.
			When this feature is invoked the Single-Frequency Mode Synthesizer will become active. By applying a 12.288MHz clock signal to pin 109, STS-1CLK/ 12M the XRT75L03 will, depending upon which mode the user has configured each of the three channels, generate all of the appropriate clock signals (e.g., 34.368MHz, 44.736MHz or 51.84. Further, the XRT75L03 internal circuitry will route each of these synthesized clock signals to the appropriate nodes of the corresponding three channels in the XRT75L03.
			"Low" - Disables the Single Frequency Mode. In this configuration setting, the user is required to supply to the E3CLK, DS3CLK or STS-1CLK input pins all of the relevant clock signals that are to be used within the chip.
			"High" - Enables the Single-Frequency Mode. A12.288MHz clock signal MUST be applied to pin 109 (STS-1CLK/12M).
			Note: This input pin is internally pulled low.

XP EXAR

SYSTEM-SIDE RECEIVE OUTPUT AND RECEIVE CONTROL PINS

PIN #	SIGNAL NAME	Түре	DESCRIPTION
107	E3Clk/ CLK_EN	I	E3 Reference Clock Input/SFM Clock Output Enable:
			The function of this chip depends upon whether or not the XRT75L03 has been configured to operate in the Single-Frequency Mode.
			If NOT operating in the Single-Frequency Mode
			If the XRT75L03 has NOT been configured to operate in the SFM (Single Fre- quency) Mode, and if at least one channel is to be operated in the E3 Mode, then a 34.368MHz clock signal must be applied to this input pin.
			If the user does not intend to operate the device in the SFM Mode nor operate any of the channels in the E3 Mode tie this input signal to GND.
			If operating in the Single-Frequency Mode
	Q	The	If the XRT75L03 is operated in the SFM Mode and is to output a clock signal that is synthesized from the SFM Clock Synthesizer PLL so that the user's system can use this clock signal as a timing source, pull this input pin to a logic "High".
		SYS.	If the user pull this input pin "High", then the XRT75L03 will output the line rate clock signal that has been synthesized for Channel 1, via pin 108 (DS3CLK/CLK_OUT).
		and	For example, if Channel 1 is configured to operate in the STS-1 Mode and this input pin is pulled "High", then the XRT75L03 will output a 51.84MHz clock signal via the CLK_OUT pin.
	[

^{ISE}, signal that inc. JUT). xample, if Channel 1 is configure. pin is pulled "High", then the XRT75L03 w. ia the CLK_OUT pin.


THREE CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT WITH JITTER ATTENUATOR

Pin #	SIGNAL NAME	Түре	DESCRIPTION
108	DS3Clk/ CLK_OUT	I/O	DS3 Reference Clock Input/SFM Synthesizer Clock Output:
			The function of this chip depends upon whether or not the XRT75L03 has been configured to operate in the SFM Mode.
			If NOT operating in the Single-Frequency Mode
			If the XRT75L03 has NOT been configured to operate in the SFM Mode, and if at least one channel of the XRT75L03 is configured in the DS3 Mode, then a clock signal with a frequency of 44.736 MHz \pm 20ppm must be applied to this input pin.
			If the XRT75L03 is not configured to operate in the SFM Mode and none of the
			If operating in the Single-Frequency Mode
	d'ara	he proces	If the XRT75L03 is configured to operate in the SFM Mode, and if pin 107 (E3CLK/CLKEN) is pulled to a logic "High", then the SFM Clock Synthesizer PLL generated line rate clock signal for Channel 1 will be output via this output pin.
			In this mode, this particular output pin can be used by the user's system as a timing source.
109	STS-1Clk/ 12M		STS-1 Reference Clock Input/12.288MHz SFM Reference Clock Input:
		· 0 77.	The function of this pin depends upon whether or not the XRT75L03 has been configured to operate in the SFM Mode.
		· •	If NOT operating in the Single-Frequency Mode
			If the XRT75L03 has NOT been configured to operate in the SFM Mode and if at least one channel is intended to operate in the STS-1 Mode, then the user must supply a clock signal with a frequency of 51.84 MHz ± 4.6 ppm to this input pin
			If the XRT75L03 is not to be operated in the SFM Mode and none of the chan- nels are to be operated in the STS-1 Mode, tie this input signal to GND.
			If operating in the Single-Frequency Mode
			If the user has configured the XRT75L03 has been configured to operate in the SFM Mode a clock signal with a frequency of 12.288MHz ± 20ppm MUST be applied to this input pin. The SFM Synthesizer will then synthesize one of the appropriate line rate frequencies (e.g., 34.368MHz for E3, 44.736MHz for DS3, and 51.84MHz for STS-1) based upon this 12.288MHz Reference Clock source.
			Greed .

XRT75L03

RECEIVE LINE SIDE PINS

Pin #	SIGNAL NAME	Түре	DESCRIPTION
79	RTIP_0	I	Receive TIP Input - Channel 0:
91	RTIP_1		Receive TIP Input - Channel 1:
88	RTIP_2		Receive TIP Input - Channel 2:
			These input pins along with the corresponding RRing_n input pin function as the Receive DS3/E3/STS-1 Line input signal receiver for a given channel of the XRT75L03.
			Cconnect this signal and the corresponding RRING_n input signal to a 1:1 transformer.
	0	The	Whenever the RTIP/RRING input pins are receiving a positive-polarity pulse within the incoming DS3, E3 or STS-1 line signal, then this input pin will be pulsed to a "higher-voltage" than its corresponding RRING_n input pin.
	~	ta She	Conversely, whenever the RTIP/RRING input pins are receiving a negative- polarity pulse within the incoming DS3, E3 or STS-1 line signal, then this input pin will be pulsed to a "lower-voltage" than its corresponding RRING_n input pin.
78	RRing_0	.	Receive Ring Input - Channel 0:
92	RRing_1	10	Receive Ring Input - Channel 1:
87	RRing_2		Receive Ring Input - Channel 2:
			These input pins along with the corresponding RTIP_n input pin function as the Receive DS3/E3/STS-1 Line input signal receiver for a given channel of the XRT75L03.
			Connect this signal and the corresponding RTIP_n input signal to a 1:1 trans- former.
			Whenever the RTIP/RRING input pins are receiving a positive-polarity pulse within the incoming DS3, E3 or STS-1 line signal, then this input pin will be pulsed to a "lower-voltage" than its corresponding RTIP_n input pin.
			Conversely, whenever the RTIP/RRING input pins are receiving a negative- polarity pulse within the incoming DS3, E3 or STS-1 line signal, then this input pin will be pulsed to a "higher-voltage" than its corresponding RTIP_n input pin.



CLOCK INTERFACE

Pin #	SIGNAL NAME	Түре	DESCRIPTION
107	E3Clk/ CLK_EN	I	E3 Clock Input (34.368 MHz ± 20 ppm):
			If all the 3 channels or any one of the channels is configured in E3 mode, a reference clock 34.368 MHz \pm 20 ppm is input to this pin
			Clock Output Enable:
			If the Single Frequency Mode is selected, tie this pin "High" to enable the clock output through the CLK_OUT pin (pin 108).
108	DS3Clk/ CLK_OUT	I/O	DS3 Clock Input (44.736 MHz ± 20 ppm):
			If all the 3 channels or any one of the channels is configured in DS3 mode, a reference clock 44.736 MHz \pm 20 ppm is input to this pin.
		3	Clock Output:
	ar,	he Dro	When the Single Frequency Mode is enabled, this pin is configured as the clock output from Channel 1. This clock frequency is determined by the Channel 1 set-
	•	SX C	ting Note: This low jitter output clock can be used as the input clock source for the
			framer device. thus eliminating the need for a separate clock source for the framer.
109	STS-1Clk/ 12M	O.	STS-1 Clock Input (51.84 MHz ± 20 ppm):
		na	If all the 3 channels or any one of the channels is configured in STS-1 mode, a reference clock 51.84 MHz \pm 20 ppm is input to this pin.
		•	Single Frequency Mode Clock Input:
			In Single Frequency Mode, a reference clock of 12.288 MHz \pm 20 ppm is connected to this pin and the internal clock synthesizer generates the appropriate clock frequencies based on the configuration of the rates (E3 or DS3 or STS-1).

cy Inc. ancy Mode, a reic. bin and the internal clock sy. es based on the configuration of the .

XRT75L03

REV. 1.0.4

GENERAL CONTROL PINS

PIN #	SIGNAL NAME	Түре	DESCRIPTION				
65	SR/DR	Ι	Single-Rail/Dual-Rail Select Input - Chip Level				
			This input pin is used to configure the XRT75L03 to operate in either the Single-Rail or Dual-Rail Mode.				
			If the XRT75L03 is configured to operate in the Single-Rail Mode, then all of the following will happen.				
			 All of the B3ZS/HDB3 Encoder and Decoder blocks in the XRT75L03 will be enabled. 				
			 The Transmit Section of each channel will accept all of the outbound data from the System-side Equipment via the TPDATA_n (or TxDATA_n) input pin. 				
	0	1h	 The Receive Section of each channel will output all of the recovered data to the System-side Equipment via the RPOS output pin. 				
	Y	he sh	Each of the RNEG/LCV output pins will now function as the LCV (Line Code Violation or Excessive Zero Event) indicator output pin.				
		SK	If the user configures the device to operate in the Dual-Rail Mode, then all of the following will happen.				
		30	 All of the B3ZS/HDB3 Encoder and Decoder blocks in the XRT75L03 will be disabled. 				
		•••	The Transmit Section of each channel will accept positive-polarity data via the TPDATA_n input pin, and negative-polarity data via the TNDATA_n input pin.				
			 The Receive Section of each channel will pulse the RPOS_n output pin "High" for one period of RCLK_n for each time a positive-polarity pulse is received via the RTIP_n/RRING_n input pins 				
			 Likewise, the Receive Section of each channel will also pulse the RNEG_n output pin "High" for one period of RCLK_n for each time a negative-polarity pulse is received via the RTIP_n/RRING_n input pins. 				
			"Low" - Configures the XRT75L03 device to operate in the Dual-Rail Mode.				
			"High" - Configures the XRT75L03 device to operate in the Single-Rail Mode.				
			Notes:				
			 This input pin is ignored and should be tied to GND if the XRT75L03 has been configured to operate in the Host Mode. 				
			2. This pin is internally pulled "Low".				
76	E3_0	I	E3 Mode Select Input - Channel 0				
94	E3_1		E3 Mode Select Input - Channel1				
85	E3_2		E3 Mode Select Input - Channel 2				
			This input pin, along with the corresponding STS-1/DS3_n input pin is used the to configure a given channel within the XRT75L03 into either the DS3, E3 or STS-1 Modes.				
			"High" - Configures the corresponding channel to operate in the E3 Mode.				
			"Low" - Configures the corresponding channel to operate in either the DS3 or STS-1 Modes, depending upon the setting of the corresponding STS-1/DS3_n input pin.				
			Notes:				
			1. This input pin is ignored and should be tied to GND if the XRT75L03 has been configured to operate in the Host Mode.				
			2. This input pin is internally pulled low.				

THREE CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT WITH JITTER ATTENUATOR

GENERAL CONTROL PINS

Pin #	SIGNAL NAME	Түре	DESCRIPTION					
72	STS-1/DS3_0	I	STS-1/DS3 Select Input - Channel 0					
98	STS-1/DS3_1		STS-1/DS3 Select Input - Channel 1					
81	STS-1/DS3_2		STS-1/DS3 Select Input - Channel 2					
			This input pin, along with the corresponding E3_n input pin is used the to configure a given channel within the XRT75L03 into either the DS3, E3 or STS-1 Modes.					
			"High" - Configures the corresponding channel to operate in the STS-1 Mode provided that the corresponding E3_n input pin is pulled "Low".					
			"Low" - Configures the corresponding channel to operate in DS3 Mode provided that the corresponding E3_n input pin is pulled "Low".					
		$\boldsymbol{\lambda}$	Notes:					
	data	the Dro	 This input pin is ignored and should be tied to GND if the XRT75L03 has been configured to operate in the Host Mode or if the corresponding E3_n input pin is pulled "High". This input pin is internally pulled low. 					
		20						
74	KLD_U	TO,	Remote Loop-back - RLB input - Channel 0:					
96	RLB_1	917 · ·	Remote Loop-back - RLB Input - Channel 1:					
83	RLB_2		Remote Loop-back - RLB Input - Channel 2:					
		2	This input pin along with LLB_n is used to configure different Loop-Back modes.					
			RLB LUB_n Loopback Mode					
			0 Normal (No Loop-Back) Mode					
			0, 1 Analog Loop-Back Mode					
			1 0 Remote Loop-Back Mode					
			1 Digital Local Loop-Back Mode					
			Note: This input pin is ignored and should be connected to GND if the XRT75L03 is operating in the HOST Mode.					
73	LLB_0	I	Loop-Back Select - LLB Input - Channel 0					
97	LLB_1		Loop-Back Select - LLB Input - Channel 1					
82	LLB_2		Loop-Back Select - LLB Input - Channel 2					
			Please see description above for RLB_n					
102	TEST	****	Factory Test Mode Input Pin					
			This pin must be connected to GND for normal operation.					
			Note: This input pin is internally pulled "Low".					
			NOTE. THIS INPUT PIT IS INTERNALLY PULLED LOW .					

REV. 1.0.4

XP EXAR THREE CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT WITH JITTER ATTENUATOR

GENERAL CONTROL PINS

PIN #	SIGNAL NAME	Түре	DESCRIPTION	
62	ICT	I	In-Circuit Test Input:	
			Setting this pin "Low" causes all digital and analog outputs to go into a high- impedance state to allow for in-circuit testing. For normal operation, set this pin "High". Note: This pin is internally pulled "High".	
70	HOST/HW	I	HOST/Hardware Mode Select:	
			Tie this pin "High" to configure the XRT75L03 in HOST mode. Tie this "Low" to configure in Hardware mode.	
		\$	When the XRT75L03 is configured in HOST mode, the states of many of the discrete input pins are controlled by internal register bits.	
		13	Note: This pin is internally pulled up.	

CONTROL AND ALARM INTERFACEO

Ox.

Pin #	SIGNAL NAME	Түре	DESCRIPTION
122	RXA	****	External Resistor of 3.01K $\Omega \pm 1$ %. Should be connected between RxA and RxB for internal bias.
123	RXB	****	External Resistor of 3.01K $\Omega \pm 1$ %. Should be connected between RxA and RxB for internal bias.

JITTER ATTENUATOR INTERFACE

PIN #	SIGNAL NAME	Түре		0,	Desci	RIPTION		
44	JAO	I	In Hard	Jitter Attenuator Select 0: In Hardware Mode, this pin along with pin 42 configures the Jitter Attenuator as shown in the table below.				
				JA0	JA1	Mode		
				0	0	16 bit EIFO Depth		
				0	1	32 bit FIFO Depth		
				1	0	Disable Jitter Attenuator		
				1	1	Disable Jitter Attenuator		
			N отеs: 1.			applies globally to all three (3) chan		
			2.		n is ignored and s o operate in the H	hould be tied to GND if the XRT75L0 ost Mode.		

THREE CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT WITH JITTER ATTENUATOR

JITTER ATTENUATOR INTERFACE

42	JA1	I	Jitter Attenuator Select 1:						
			Please see the Description above for JA0						
43	JATx/Rx	I	Jitter Attenuator in Transmit/Receive Path Select Input:						
			his input pin is used to configure the Jitter Attenuator to operate in either the ransmit or Receive path within each of the three (3) channels of the RT75L03.						
			Low" - Configures the Jitter Attenuator within each channel to operate in the Receive Path.						
			High" - Configures the Jitter Attenuator within each channel to operate in the ransmit Path.						
			Notes:						
	0	6	1. The setting of this input pin applies globally to all three (3) channels of the XRT75L03.						
	4373	S Dro	 This input pin is ignored and should be tied to GND if the XRT75L03 is configured to operate in the Host Mode or if the Jitter Attenuators are disabled. 						
	•								

MICROPROCESSOR SERIAL INTERFACE (HOST MODE)

Pin #	SIGNAL NAME	Түре	DESCRIPTION
69	SDO/RxMON	1/0	 Microprocessor Serial Interface - Serial Data Output: This pin serially outputs the contents of a specified on-chip Command Register during READ Operations via the Microprocessor Serial Interface. The data which is output via this pin is updated upon the falling edge of the SCLK clock signal. This output pin will be tri-stated upon completion of a given READ operation. Note: This pin functions as the RxMON input pin if the XRT75L03 has been configured to operate in the Hardware Mode.
68	SDI/RxON	I	 Microprocessor Serial Interface - Serial Data Input: This input pin functions as the Serial Data Input pin for the Microprocessor Serial Interface. In particular, this input pin will accept all of the following data in a serial manner during READ and WRITE operations with the Microprocessor Serial Interface. The READ/WRITE indicator bit. The Address Value of the Targeted Command Register for this particular READ or WRITE operation. The Data to be written into the targeted Command Register for a given WRITE operation. All data that is applied to this input will be sampled upon the rising edge of the SCLK input clock signal. Note: This input pin will function as the RxON input pin if the XRT75L03 has been configured to operate in the Hardware Mode.

XRT75L03

REV. 1.0.4

THREE CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT WITH JITTER ATTENUATOR

XP EXAR

MICROPROCESSOR SERIAL INTERFACE - (HOST MODE)

Pin #	SIGNAL NAME	Түре	DESCRIPTION				
67	SCIk/TCLKINV	I	Microprocessor Serial Interface -Serial Clock Input:				
			This input pin functions as the Clock Source for the Microprocessor Serial Inter- face.				
			Each time the user wishes to perform a READ or WRITE operate with the on- chip Command Registers via the Microprocessor Serial Interface, the user MUST do the following.				
			 Assert the CS input pin by toggling it "Low", and 				
			 Provide 16 Clock Periods to this particular input pin for each READ a WRITE operation. 				
	Q	The	The Microprocessor Serial Interface will sample any data residing upon the SDI input pin, upon the rising edge of this clock signal. Further, for READ opera- tions, the Microprocessor Serial Interface will serially output the contents of a target Command Register upon the falling edge of this clock signal.				
		6	NOTE: The maximum frequency of this particular clock signal is 10MHz.				
66	CS/RCLKINV	Y/	Microprocessor Serial Interface - Chip Select Input:				
		30	This input pin should be pulled "Low" whenever a READ or WRITE operation is to be executed to the on-chip Command Registers, via the Microprocessor Serial Interface.				
			This input pin should remain "Low" until the READ or WRITE operation has been completed. This input pin should be pulled "High" at all other times.				
			Note: If the XRT75L03 has been configured to operate in the Host Mode then this input pin will function as the RCLKINV input pin.				
71	INT/LOSMUT	0	Microprocessor Serial Interface - Interrupt Request Output:				
			If the XRT75L03 has been configured to operate in the Host Mode, then this pin becomes the Interrupt Request Output for the XRT75L03.				
			During normal conditions, this output pin will be pulled "High". However, if the user enables certain interrupts within the device, and if those conditions occur, then the XRT75L03 will request an interrupt from the Microprocessor by tog- gling this output pin "Low".				
			 If the XRT75L03 device is configured to operate in the Hardware Mode, then this pin functions as the LOSMUT input pin. 				
			2. This pin will remain "Low" until the Interrupt has been served.				
101	RESET	I	Microprocessor Serial Interface - H/W RESET Input:				
			Pulsing this input "Low" causes the XRT75L03 to reset the contents of the on- chip Command Registers to their default values. As a consequence, the XRT75L03 will then also be operating in its default condition. For normal operation pull this input pin to a logic "High".				
			Note: This input pin is internally pulled high.				

THREE CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT WITH JITTER ATTENUATOR

POWER SUPPLY AND GROUND PINS

Pin #	PIN NAME	Түре	DESCRIPTION
			RECEIVE ANALOG VDD
77	RxAVDD_0	****	
93	RxAVDD_1		
86	RxAVDD_2		
		•	TRANSMIT ANALOG VDD
39	TxAVDD_0	****	
128	TxAVDD_1		
23	TxAVDD_2		
121	REFAVDD		
	Q.	Dr.	JITTER ATTENUATOR ANALOG VDD
46	JAVDD_0	****	
120	JAVDD_1	0	
45	JAVDD_2	~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	
		9	DIGITAL VDD
29	TxVDD_0	****	70 000
12	TxVDD_1	2	
20	TxVDD_2		
55	RxDVDD_0		The sea is
111	RxDVDD_1		6 6 7
54	RxDVDD_2		Op Chip Cop
119	JADVDD		
110	EXDVDD		ter mane
			DIGITAL VDD

XRT75L03

REV. 1.0.4

THREE CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT WITH JITTER ATTENUATOR

POWER SUPPLY AND GROUND PINS

PIN #	PIN NAME	Түре	DESCRIPTION
	-		GROUNDS
41	TxAGND_0	****	
126	TxAGND_1		
15	TxAGND_2		
80	RxAGND_0		
90	RxAGND_1		
89	RxAGND_2		
47	JAGND_0		
118	JAGND_1		
48	JAGND_2	2	
49	AGND_0 🔇	0	
116	AGND_1	D,	
100	AGND_2	Sz C	Cr.
124	REFGND	70	
27	TxGND_0	9	
14	TxGND_1	90	
18	TxGND_2	.0	° A
59	RxDGND_0	1	
115	RxDGND_1		
50	RxDGND_2		
117	JADGND		
105	EXDGND		C B M
			duce are no broduces av no longer by the be ordered then ordered thanus activities (OBS) activities

PIN #	PIN NAME	Түре	Сомментя
1	TxON_1	I	This input pin is internally pulled 'High'.
2	TNDATA_1	I	
3	TPDATA_1	I	
4	TCLK_1	I	
5	MRING_1	I	
6	MTIP_1	I	
7	TAOS_1	I	1. Not Active while in Host Mode
	<u> </u>	0	 This input pin is internally pulled low. Net Active while in Used Market
8	TAOS_2	N,	 Not Active while in Host Mode This input pin is internally pulled low.
9	TxLEV_1		1. Not Active while in Host Mode
		Q.	2 This input pin is internally pulled low.
10	TxLEV_2	10 9	 Not Active while in Host Mode C2. This input pin is internally pulled low.
11	TTIP_1	0	2. This input pint is internally pulled low.
12		***	
13	TRING_1	0	
14	TxAGND_1	***	6 6 h
15	TxAGND_2	***	Or Cip Onz.
16	MRING_2	1	
17	MTIP_2		
18	GND	***	
19	TRING_2	0	
20	TxVDD_2	***	
21	TTIP_2	0	
22	DMO_2	0	
23	TxAVDD_2	***	
20	TNDATA_2		
25	TPDATA_2	I	
26	TCLK_2	I	
27	TxGND_0	***	
28	TRING_0	0	
29	TxVDD_0	***	
30	TTIP_0	0	
50	· · · · _ ·	5	

PIN #	PIN NAME	Түре	Comments
31	MTIP_0	I	
32	MRING_0	I	
33	TNDATA_0	I	
34	TPDATA_0	I	
35	TAOS_0	I	Not Active while in Host Mode
36	TxLEV_0	I	1. Not Active while in Host Mode
07	TAO O 0	•	 This input pin is internally pulled low. Not Active while in Host Mode
37	TAOS_0		 This input pin is internally pulled low.
38	TxON_0		This input pin is internally pulled 'High'.
39	TxAVDD_0	***	O
40	DMO_0	0 0	
41	TxAGND_0	***	a. 6.
42	JA1	I	Not Active while in Host Mode
43	JATx/Rx	I	Not Active while in Host Mode
44	JA0	I	Not Active while in Host Mode
45	JAVDD_2	***	6 Cr S
46	JAVDD_0	***	
47	JAGND_0	***	de la lie
48	JAGND_2	***	
49	AGND_0	***	Contra in Solution this
50	RxDGND_2	***	
51	RCLK_2	0	the s
52	RNEG_2/LCV_2	0	\$4
53	RPOS_2	0	
54	RxDVDD_2	***	
55	RxDVDD_0	***	
56	RCLK_0	0	
57	RNEG_0/LCV_0	0	
58	RPOS_0	0	
59	RxDGND_0	***	
60	RLOS_0	0	
61	RLOL_0	0	
62	ĪCT	I	This input pin is internally pulled low.

THREE CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT WITH JITTER ATTENUATOR

Pin #	PIN NAME	Түре	Comments
63	RLOS_2	0	
64	RLOL_2	0	
65	SR/DR	I	1. Not Active while in Host Mode
			2. This input pin is internally pulled low.
66	RCLKINV (CS)	I	
67	TCLKINV (SCLK)	Ι	
68	RxON (SDI)	I	This input pin is internally pulled low.
69	RxMON (SDO)	I/O	
70	HOST/HW	C	This input pin is internally pulled low.
71	LOSMUT (INT)	1/0	
72	STS-1/DS3_0		1. Not Active while in Host Mode
		0,	21. This input pin is internally pulled low.
73	LLB_0		Not Active while in Host Mode
74	RLB_0	- VI	Not Active while in Host Mode
75	REQEN_0	I	 Not Active while in Host Mode This input pin is internally pulled low.
76	E3_0	Ι	 Not Active while in Host Mode This input pin is internally pulled low.
77	RxAVDD_0	***	
78	RRING_0	I	de ha thi
79	RTIP_0	I	
80	RxAGND_0	***	(Only in
81	STS-1/DS3_2	I	 Not Active while in Host Mode This input pin is internally pulled low.
82	LLB_2	I	Not Active while in Host Mode
83	RLB_2	I	Not Active while in Host Mode
84	REQEN_2		1. Not Active while in Host Mode
			2. This input pin is internally pulled low.
85	E3_2	I	1. Not Active while in Host Mode
86	RxAVDD_2	***	2. This input pin is internally pulled low.
87	RRING_2		
88	RTIP_2		
89	RxAGND_2	***	
90	RxAGND_1	***	
91	RTIP_1	Ι	

92 RRING_1 I 93 RxAVDD_1 *** 94 E3_1 1 1. Not Active while in Host Mode 95 REQEN_1 1 1. Not Active while in Host Mode 96 REQEN_1 1 Not Active while in Host Mode 97 LLB_1 I Not Active while in Host Mode 98 STS-1/DS3_1 V Not Active while in Host Mode 99 LOSTHR I Not Active while in Host Mode 99 LOSTHR I Not Active while in Host Mode 91 AGND_2 Image: Strend S	PIN #	PIN NAME	Түре	Comments
94 E3_1 1 1. Not Active while in Host Mode 95 REQEN_1 1 1. Not Active while in Host Mode 96 RLB_1 1 Not Active while in Host Mode 97 LLB_1 1 Not Active while in Host Mode 98 STS-1/DS3_1 1 Not Active while in Host Mode 98 STS-1/DS3_1 1 Not Active while in Host Mode 99 LOSTHR 1 Not Active while in Host Mode 100 AGND_2 1 Not Active while in Host Mode 101 RESET 1 Not Active while in Host Mode 102 TST: 1 This input pin is internally pulled low. 103 AGND_2 1 1 104 RLOL_1 0 1 105 EXDGND 1 1 106 SFM_EN 1 This input pin einternally pulled low. 107 E3CLK/CLK_N 1 1 108 DS3CLK/ CLK_OUT 1/0 1 111 RXDVDD <td< td=""><td>92</td><td>RRING_1</td><td>I</td><td></td></td<>	92	RRING_1	I	
ON Cont Image: Co	93	RxAVDD_1	***	
95 REGEN_1 I 1. Not Active while in Host Mode 96 RLB_1 I Not Active while in Host Mode 97 LLB_1 I Not Active while in Host Mode 98 STS-1/DS3_1 I Not Active while in Host Mode 98 STS-1/DS3_1 I Not Active while in Host Mode 99 LOSTHR I Not Active while in Host Mode 100 AGND_2 Image: Im	94	E3_1	I	
OS N. R. L 1 2. This input pin is internally pulled low. 96 RLB_1 I Not Active while in Host Mode 97 LLB_1 I Not Active while in Host Mode 98 STS-1/DS3_1 I Not Active while in Host Mode 99 LOSTHR I Not Active while in Host Mode 100 AGND_2 Image: state s	05			
97 LLB_1 I Not Active while in Host Mode 98 STS-1/DS3_1 I Not Active while in Host Mode 99 LOSTHR I I 100 AGND_2 II III 101 RESET I This input pin is internally pulled low. 102 TEST I This input pin is internally pulled low. 103 RLOL_1 O III This input pin is internally pulled low. 104 RLOS_1 O IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII	95	REQEN_1	I	
98 STS-1/DS3_1 1. Not Active while in Host Mode 99 LOSTHR 1 100 AGND_2 2 101 RESET 1 102 TEST 1 103 RLOL_1 0 104 RLOS_1 0 105 EXDGND	96	RLB_1	I	Not Active while in Host Mode
30 CHORNOL 2 2. This input pin is internally pulled low. 99 LOSTHR 1 100 AGND_2 40 101 RESET 1 102 TEST 1 103 RLOL_1 0 104 RLOS_1 0 105 EXDGND *** 106 SFM_EN 1 107 E3CLK/CLK_EN 1 108 D33CLK/ 1/0 109 STS-1CLK/12M 1 110 EXDVDD *** 111 RxDVDD_1 *** 112 RPOS_1 0 113 RNEG_1/LCV_1 0 114 RAUK_1 0 115 RxDGND_1 *** 116 AGND_1 *** 117 JADGND *** 118 JAGND_1 *** 119 JADVDD *** 120 JADVDD_1 ***	97	LLB_1	I	Not Active while in Host Mode
99 LOSTHR I 100 AGND_2 Image: constraint of the second of	98	STS-1/DS3_1	B	1. Not Active while in Host Mode
Income AGND_2 Image: Section of the sec		0	9	2. This input pin is internally pulled low.
101 RESET 1 This input pin is internally pulled high. 102 TEST 1 This input pin is internally pulled low. 103 RLOL_1 0 1 104 RLOS_1 0 1 105 EXDGND *** 1 106 SFM_EN I This input pin is internally pulled low. 107 ESCLK/CLK_EN I 1 108 DS3CLK/ CLK_OUT I/O 1 109 STS-1CLK/12M I 1 110 EXDVDD *** 1 111 RxDVDD_1 *** 1 112 RPOS_1 O 1 113 RNEG_1/LCV_1 O 1 114 RCLK_1 O 1 115 RxDGND_1 *** 1 116 AGND_1 *** 1 117 JAGND_1 *** 1 118 JAGND_1 *** 1 119 JA	99	LOSTHR		°0
102 TEST This mout pine internally pulled low. 103 RLOL_1 O 104 RLOS_1 O 105 EXDGND *** 106 SFM_EN I 107 E3CLK/CLK_EN I 108 DS3CLK/ CLK_OUT I/O 109 STS-1CLK/12M I 110 EXDVDD *** 111 RxDVDD_1 *** 112 RPOS_1 O 113 RNEG_1/LCV_1 O 114 RCLK_1 O 115 RxDGND_1 *** 116 AGN_1 *** 117 JADGND *** 118 JAGND_1 *** 119 JADVDD *** 119 JADVDD *** 112 REFAVDD ***	100	AGND_2	***	
103 RLOL_1 0 104 RLOS_1 0 105 EXDGND *** 106 SFM_EN I 107 E3CLK/CLK_EN I 108 DS3CLK/ CLK_OUT I/O 109 STS-1CLK/12M I 110 EXDVDD *** 111 RxDVDD_1 *** 112 RPOS_1 O 113 RNEG_1/LCV_1 O 114 RCLK_1 O 115 RxDGND_1 *** 116 AGND_1 *** 117 JADGND *** 118 JAGND_1 *** 119 JADVDD *** 112 REFAVDD ***	101	RESET		This input pin is internally pulled high.
104 RLOS_1 O 105 EXDGND *** 106 SFM_EN I 107 E3CLK/CLK_EN I 108 DS3CLK/ CLK_OUT I/O 109 STS-1CLK/12M I 110 EXDVDD *** 111 RxDVDD_1 *** 112 RPOS_1 O 113 RNEG_1/LCV_1 O 114 RCLK_1 O 115 RxDGND_1 *** 116 AGND_1 *** 117 JADGND *** 118 JAGND_1 *** 119 JADVDD *** 112 REFAVDD ***	102	TEST	1 Por	This input pin is internally pulled low.
105 EXDGND ···· 106 SFM_EN I This input pin is internally pulled low. 107 E3CLK/CLK_EN I 108 DS3CLK/ CLK_OUT I/O 109 STS-1CLK/12M I 110 EXDVDD ···· 111 RxDVDD_1 ···· 112 RPOS_1 O 113 RNEG_1/LCV_1 O 114 RCLK_1 O 115 RxDGND_1 ···· 116 AGND_1 ···· 117 JADGND ···· 118 JAGND_1 ···· 119 JADVDD ···· 1120 JADVDD_11 ···· 1121 REFAVDD ····	103	RLOL_1	0	
103 Excosino I This input pin is internally pulled low. 106 SFM_EN I This input pin is internally pulled low. 107 E3CLK/CLK_EN I Image: constraint of the pin is internally pulled low. 108 DS3CLK/ CLK_OUT I/O Image: constraint of the pin is internally pulled low. 109 STS-1CLK/12M I Image: constraint of the pin is internally pulled low. 109 STS-1CLK/12M I Image: constraint of the pin is internally pulled low. 109 STS-1CLK/12M I Image: constraint of the pin is internally pulled low. 110 EXDVDD Image: constraint of the pin is internally pulled low. Image: constraint of the pin is internally pulled low. 110 EXDVDD Image: constraint of the pin is internally pulled low. Image: constraint of the pin is internally pulled low. 1110 EXDVDD_1 Image: constraint of the pin is internally pulled low. Image: constraint of the pin is internally pulled low. 1111 RxDVDD_1 Image: constraint of the pin is internally pulled low. Image: constraint of the pin is internally pulled low. 1114 RCLK_1 O Image: constraint of the p	104	RLOS_1	0	The states
107 E3CLK/CLK_EN I Image: Constraint of the second sec	105	EXDGND	***	
112 RPOS_1 O 113 RNEG_1/LCV_1 O 114 RCLK_1 O 115 RxDGND_1 *** 116 AGND_1 *** 117 JADGND *** 118 JAGND_1 *** 119 JADVDD *** 120 JADVDD_1 *** 121 REFAVDD ***	106	SFM_EN	I	This input pin is internally pulled low.
112 RPOS_1 O 113 RNEG_1/LCV_1 O 114 RCLK_1 O 115 RxDGND_1 *** 116 AGND_1 *** 117 JADGND *** 118 JAGND_1 *** 119 JADVDD *** 120 JADVDD_1 *** 121 REFAVDD ***	107	E3CLK/CLK_EN	I	
112 RPOS_1 O 113 RNEG_1/LCV_1 O 114 RCLK_1 O 115 RxDGND_1 *** 116 AGND_1 *** 117 JADGND *** 118 JAGND_1 *** 119 JADVDD *** 120 JADVDD_1 *** 121 REFAVDD ***	108		I/O	ered manage
112 RPOS_1 O 113 RNEG_1/LCV_1 O 114 RCLK_1 O 115 RxDGND_1 *** 116 AGND_1 *** 117 JADGND *** 118 JAGND_1 *** 119 JADVDD *** 120 JADVDD_1 *** 121 REFAVDD ***	109	STS-1CLK/12M	I	O Ur in
112 RPOS_1 O 113 RNEG_1/LCV_1 O 114 RCLK_1 O 115 RxDGND_1 *** 116 AGND_1 *** 117 JADGND *** 118 JAGND_1 *** 119 JADVDD *** 120 JADVDD_1 *** 121 REFAVDD ***	110	EXDVDD	***	
112 RPOS_1 O 113 RNEG_1/LCV_1 O 114 RCLK_1 O 115 RxDGND_1 *** 116 AGND_1 *** 117 JADGND *** 118 JAGND_1 *** 119 JADVDD *** 120 JADVDD_1 *** 121 REFAVDD ***	111	RxDVDD_1	***	
113 RNEG_1/LCV_1 O 114 RCLK_1 O 115 RxDGND_1 *** 116 AGND_1 *** 117 JADGND *** 118 JAGND_1 *** 119 JADVDD *** 120 JADVDD_1 *** 121 REFAVDD ***	112	RPOS_1	0	\$
115 RxDGND_1 *** 116 AGND_1 *** 117 JADGND *** 118 JAGND_1 *** 119 JADVDD *** 120 JADVDD_1 *** 121 REFAVDD ***	113	RNEG_1/LCV_1	0	
116 AGND_1 *** 117 JADGND *** 118 JAGND_1 *** 119 JADVDD *** 120 JADVDD_1 *** 121 REFAVDD ***	114	RCLK_1	0	
110 XGND_1 *** 117 JADGND *** 118 JAGND_1 *** 119 JADVDD *** 120 JADVDD_1 *** 121 REFAVDD ***	115	RxDGND_1	***	
117 JADOND *** 118 JAGND_1 *** 119 JADVDD *** 120 JADVDD_1 *** 121 REFAVDD ***	116	AGND_1	***	
119 JADVDD *** 120 JADVDD_1 *** 121 REFAVDD ***	117	JADGND	***	
120 JADVDD_1 *** 121 REFAVDD ***	118	JAGND_1	***	
120 3ADVDD_1 121 REFAVDD	119	JADVDD	***	
	120	JADVDD_1	***	
122 RXA ***	121	REFAVDD	***	
	122	RXA	***	

THREE CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT WITH JITTER ATTENUATOR

XRT75L03 PIN LISTING IN NUMERICAL ORDER

PIN #	PIN NAME	Түре	Сомментя
123	RXB	***	
124	REFGND	***	
125	TxON_2	I	This input pin is internally pulled 'High'.
126	TxAGND_1	***	
127	DMO_1	0	
128	TxAVDD_1	***	

The product or products, mentioned in this order de los to the indination of the order de indinationed in this order de los de l

1.0 ELECTRICAL CHARACTERISTICS

SYMBOL	PARAMETER	MIN	МАХ	UNITS	COMMENTS
V _{DD}	Supply Voltage	-0.5	6.0	V	Note 1
V _{IN}	Input Voltage at any Pin	-0.5	5.5	V	Note 1
I _{IN}	Input current at any pin		100	mA	Note 1
S _{TEMP}	Storage Temperature	-65	150	0C	Note 1
A _{TEMP}	Ambient Operating Temperature	-40	85	0C	linear airflow 0 ft./min
Theta JA	Thermal Resistance		23	⁰ C/W	linear air flow 0ft/min (See Note 3 below)
M _{LEVL}	Exposure to Moisture	5		level	EIA/JEDEC JESD22-A112-A
ESD	ESD Rating	2000		V	Note 2

TABLE 1: ABSOLUTE MAXIMUM RATINGS

Notes:

1. Exposure to or operating near the Min or Max values for extended period may cause permanent failure and impair reliability of the device.

- 2. ESD testing method is per MIL-STD-883D,M-3015.7
- 3. With Linear Air flow of 200 ft/min, reduce Theta JA by 20%, Theta JC is unchanged.

TABLE 2: DC ELECTRICAL CHARACTERISTICS:

SYMBOL	Parameter	MIN.	TYP.	MAX.	UNITS
DV_DD	Digital Supply Voltage	3.135	3.3	3.465	V
AV_{DD}	Analog Supply Voltage	3.135	3.3	3.465	V
Icc	Supply current requirements	S.	480	530	mA
P _{DD}	Power Dissipation		1.3	S 1.5	W
V _{IL}	Input Low Voltage		0	0.8	V
V _{IH}	Input High Voltage	2.0		5.5	V
V _{OL}	Output Low Voltage, I _{OUT} = - 4mA			0.4	V
V _{OH}	Output High Voltage, I _{OUT} = 4 mA	2.4			V
١L	Input Leakage Current ¹			±10	μA
CI	Input Capacitance			10	pF
CL	Load Capacitance			10	pF

Notes:

1. Not applicable for pins with pull-up or pull-down resistors.

2. The Digital inputs and outputs are TTL 5V compliant.

THREE CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT WITH JITTER ATTENUATOR

2.0 TIMING CHARACTERISTICS

FIGURE 3. TYPICAL INTERFACE BETWEEN TERMINAL EQUIPMENT AND THE XRT75L03 (DUAL-RAIL DATA)





FIGURE 4 TRANSMITTER TERMINAL INPUT TIMING



...

SYMBOL	PARAMETER		VIN	ТҮР	MAX	UNITS
TxClk	Duty Cycle	9	30	50	70	%
	E3			34.368		MHz
	DS3			44.736		MHz
	STS-1			51.84		MHz
t _{RTX}	TxClk Rise Time (10% to 90%)				4	ns
t _{FTX}	TxClk Fall Time (10% to 90%)				4	ns
t _{TSU}	TPData/TNData to TxClk falling set up time		3			ns
t _{THO}	TPData/TNData to TxClk falling hold time		3			ns

XRT75L03 REV. 1.0.4

t_{CO}

t_{LCVO}

THREE CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT WITH JITTER ATTENUATOR




FIGURE 5. RECEIVER DATA OUTPUT AND CODE VIOLATION TIMING

FIGURE 6. TRANSMIT PULSE AMPLITUDE TEST CIRCUIT FOR E3, DS3 AND STS-1 RATES

4


2.5

ns

ns

RxClk to RPOS/RNEG delay time

RxClk to rising edge of LCV output delay



XRT75L03 REV. 1.0.4

3.0 LINE SIDE CHARACTERISTICS:

3.1 E3 line side parameters:

The XRT75L03 line output at the transformer output meets the pulse shape specified in ITU-T G.703 for 34.368 Mbits/s operation. The pulse mask as specified in ITU-T G.703 for 34.368 Mbits/s is shown in Figure 7.




FIGURE 7. PULSE MASK FOR E3 (34.368 MBITS/S) INTERFACE AS PER ITU-T G.703

PARAMETER	MIN	ТҮР	МАХ	UNITS
TRANSMITTER LINE SIDE OUTPUT CHA	RACTERISTICS	•		
Transmit Output Pulse Amplitude	0.90	1.00	1.10	V _{pk}
(Measured at secondary of the transformer)				
Transmit Output Pulse Amplitude Ratio	0.95	1.00	1.05	
Transmit Output Pulse Width	12.5	14.55	16.5	ns
Transmit Intrinsic Jitter		0.02	0.05	Ul _{PP}
	CTERISTICS			
Receiver Sensitivity (length of cable)	900	1200		feet
Interference Margin	-20	-14		dB
Jitter Tolerance @ Jitter Frequency 800KHz	0.15	0.28		UI _{PP}
Signal level to Declare Loss of Signal			-35	dB
Signal Level to Clear Loss of Signal	-15			dB
Occurence of LOS to LOS Declaration Time	10		255	UI
Termination of LOS to LOS Clearance Time	10		255	UI
Signal level to Declare Loss of Signal Signal Level to Clear Loss of Signal Occurence of LOS to LOS Declaration Time Termination of LOS to LOS Clearance Time Note: The above values are at $TA = 25^{\circ}C$ and $V_{DD} = 3.3 V \pm 5\%$.	mention mention (OBS)	ned in Facture		

TABLE 3: E3 TRANSMITTER LINE SIDE OUTPUT AND RECEIVER LINE SIDE INPUT SPECIFICATIONS




FIGURE 8. BELLCORE GR-253 CORE TRANSMIT OUTPUT PULSE TEMPLATE FOR SONET STS-1 APPLICATIONS

TABLE 4: STS-1 PULSE MASK EQUATIONS

TIME IN UNIT INTERVALS	Normalized Amplitude					
LOWEF	CURVE					
$-0.85 \le T \le -0.38$	9.03					
$-0.38 \le T \le 0.36$	$0.5\left[1 + \sin\left\{\frac{\pi}{2}\left(1 + \frac{r}{0.18}\right)\right\}\right] - 0.03$					
$0.36 \le T \le 1.4$	- 0.03					
UPPER	CURVE					
$-0.85 \le T \le -0.68$	0.03					
$-0.68 \le T \le 0.26$	$0.5 \left[1 + \sin \left\{ \frac{\pi}{2} \left(1 + \frac{T}{0.34} \right) \right\} \right] + 0.03$					
0.26 <u><</u> T <u><</u> 1.4	0.1 + 0.61 x e ^{-2.4[T-0.26]}					

PARAMETER	Min	Түр	Мах	Units		
TRANSMITTER LINE SIDE OUTPUT CHARACTERISTICS						
Transmit Output Pulse Amplitude (measured with TxLEV = 0)	0.65	0.75	0.9	V _{pk}		
Transmit Output Pulse Amplitude (measured with TxLEV = 1)	0.90	1.00	1.10	V _{pk}		
Transmit Output Pulse Width	8.6	9.65	10.6	ns		
Transmit Output Pulse Amplitude Ratio	0.90	1.00	1.10			
Transmit Intrinsic Jitter		0.02	0.05	UI _{pp}		
RECEIVER LINE SIDE INPUT CHARAC	TERISTICS					
Receiver Sensitivity (length of cable)	900	1100		feet		
Jitter Tolerance @ Jitter Frequency 400 KHz	0.15			UI _{pp}		
Signal Level to Declare Loss of Signal	Refer to Table 10					
Signal Level to Clear Loss of Signal		Refer to	Table 10			

TABLE 5: STS-1 TRANSMITTER LINE SIDE OUTPUT AND RECEIVER LINE SIDE INPUT SPECIFICATIONS (GR-253)

NOTE: The above values are at TA = $25^{\circ}C$ and $V_{DD} = 3.3 V \pm 5\%$.






TABLE 6: DS3 PULSE MASK EQUATIONS





TABLE 7: DS3 TRANSMITTER LINE SIDE OUTPUT AND RECEIVER LINE SIDE INPUT SPECIFICATIONS (GR-499)

PARAMETER O	Min	Түр	Мах	Units				
TRANSMITTER LINE SIDE OUTPUT CHARACTERISTICS								
Transmit Output Pulse Amplitude (measured with TxLEV = 0)	0.65	0.75	0.85	V _{pk}				
Transmit Output Pulse Amplitude (measured with TxLEV = 1)	0.90	1.00	1.10	V _{pk}				
Transmit Output Pulse Width	10.10	11.18	12.28	ns				
Transmit Output Pulse Amplitude Ratio	0.90	1.00	1.10					
Transmit Intrinsic Jitter		0.02	0.05	UI _{pp}				
RECEIVER LINE SIDE INPUT CHARA	CTERISTICS							
Receiver Sensitivity (length of cable)	900	1100		feet				
Jitter Tolerance @ 400 KHz (Cat II)	0.15			UI _{pp}				
Signal Level to Declare Loss of Signal		Refer to Table 10						
Signal Level to Clear Loss of Signal		Refer to	Table 10					

Note: The above values are at TA = $25^{\circ}C$ and $V_{DD} = 3.3V \pm 5\%$.





Note: If the R/W bit is set to "1", then this denotes a "READ" operation with the Microprocessor Serial Interface. Conversely, if the R/W bit is set to "0", then this denotes a "WRITE" operation.




FIGURE 11. TIMING DIAGRAM FOR THE MICROPROCESSOR SERIAL INTERFACE

SYMBOL	PARAMETER	MIN.	Түр.	ΜΑΧ	Units
t ₂₁	CS Low to Rising Edge of SClk	5			ns
t ₂₂	SDI to Rising Edge of SCIk	5			ns
t ₂₃	SDI to Rising Edge of SCIk Hold Time	5			ns

TABLE 8: MICROPROCESSOR SERIAL INTERFACE TIMINGS ($T_A = 25^{0}C$, $V_{DD}=3.3V \pm 5\%$ and load = 10PF)

SYMBOL	PARAMETER	Min.	Typ.	Мах	UNITS
t ₂₄	SCIk "Low" Time	50			ns
t ₂₅	SClk "High" Time	50			ns
t ₂₆	SCIk Period	100			ns
t ₂₇	Falling Edge of SCIk to rising edge of \overline{CS}	0			ns
t ₂₈	CS Inactive Time	50			ns
t ₂₉	Falling Edge of SCIk to SDO Valid Time			20	ns
t ₃₀	Falling Edge of SCIk to SDO Invalid Time			10	ns
t ₃₁	Rising edge of CS to High Z			25	ns
t ₃₂	Rise/Fall time of SDO Output			5	ns

SDO Output

XRT75L03 *REV. 1.0.4* THREE CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT WITH JITTER ATTENUATOR

FUNCTIONAL DESCRIPTION:

Figure 1 shows the functional block diagram of the device. Each channel can be independently configured either by Hardware Mode or by Host Mode to support E3, DS3 or STS-1 modes. A detailed operation of each section is described below.


Each channel consists of the following functional blocks:

4.0 THE TRANSMITTER SECTION:


The Transmitter Section, within each Channel, accepts TTL/CMOS level signals from the Terminal Equipment in selectable data formats.


- Convert the CMOS level B3ZS or HDB3 encoded data into pulses with shapes that are compliant with the various industry standard pulse template requirements. Figures 7, 8 and 9 illustrate the pulse template requirements.
- Encode the un-encoded NRZ data into either B3ZS format for (DS3 or STS-1) or HDB3 format (for E3) and convert to pulses with shapes and width that are compliant with industry standard pulse template requirements. Figures 7, 8 and 9 illustrate the pulse template requirements.
- In Single-Rail or un-encoded Non-Return-to-Zero (NRZ) mode, data is input via TPData_n pins while TNData_n pins must be grounded. The NRZ or Single-Rail mode is selected when the SR/DR input pin is "High" (in Hardware Mode) or bit 0 of channel control register is "1" (in Host Mode). Figure 12 illustrates the Single-Rail or NRZ format.

FIGURE 12. SINGLE-RAIL OR NRZ DATA FORMAT (ENCODER AND DECODER ARE ENABLED)



• In Dual-Rail mode, data is input via TPData_n and TNData_n pins. TPData_n contains positive data and TNData_n contains negative data. The SR/DR input pin = "Low" (in Hardware Mode) or bit 0 of channel register = "0" (in Host Mode) enables the Dual-Rail mode. Figure 13 illustrates the Dual-Rail data format.





4.1 TRANSMIT CLOCK:

The Transmit Clock applied via TxClk_n pins, for the selected data rate (for E3 = 34.368 MHz, DS3 = 44.736 MHz or STS-1 = 51.84 MHz), is duty cycle corrected by the internal PLL circuit to provide a 50% duty cycle clock to the pulse shaping circuit. This allows a 30% to 70% duty cycle Transmit Clock to be supplied.


4.2 B3ZS/HDB3 ENCODER:

When the Single-Rail (NRZ) data format is selected, the Encoder Block encodes the data into either B3ZS format (for either DS3 or STS-1) or HDB3 format (for E3).

4.2.1 B3ZS Encoding:

An example of B3ZS encoding is shown in Figure 14. If the encoder detects an occurrence of three consecutive zeros in the data stream, it is replaced with either B0V or 00V, where 'B' refers to Bipolar pulse that is compliant with the Alternating polarity requirement of the AMI (Alternate Mark Inversion) line code and 'V' refers to a Bipolar Violation (e.g., a bipolar pulse that violates the AMI line code). The substitution of B0V or 00V is made so that an odd number of bipolar pulses exist between any two consecutive violation (V) pulses. This avoids the introduction of a DC component into the line signal.


FIGURE 14. B3ZS ENCODING FORMAT



4.2.2 HDB3 Encoding:

An example of the HDB3 encoding is shown in Figure 15. If the HDB3 encoder detects an occurrence of four consecutive zeros in the data stream, then the four zeros are substituted with either 000V or B00V pattern. The substitution code is made in such a way that an odd number of pulses exist between any consecutive V pulses. This avoids the introduction of DC component into the analog signal.





XP EXAR XRT75L03 THREE CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT WITH JITTER ATTENUATOR REV. 1.0.4

Notes:

- 1. When Dual-Rail data format is selected, the B3ZS/HDB3 Encoder is automatically disabled.
- 2. In Single-Rail format, the Bipolar Violations in the incoming data stream is converted to valid data pulses.
- 3. Encoder and Decoder is enabled only in Single-Rail mode.

4.3 **TRANSMIT PULSE SHAPER:**

The Transmit Pulse Shaper converts the B3ZS encoded digital pulses into a single analog Alternate Mark Inversion (AMI) pulse that meet the industry standard mask template requirements for STS-1 and DS3. See Figures 8 and 9.

For E3 mode, the pulse shaper converts the HDB3 encoded pulses into a single full amplitude square shaped pulse with very little slope. This is illustrated in Figure 7.

The Pulse Shaper Block also includes a Transmit Build Out Circuit, which can either be disabled or enabled by setting the TxLEV_n input pin "High" or "Low" (in Hardware Mode) or setting the TxLEV_n bit to "1" or "0" in the control register (in Host Mode)

For DS3/STS-1 rates, the Transmit Build Out Circuit is used to shape the transmit waveform that ensures that transmit pulse template requirements are met at the Cross-Connect system. The distance between the transmitter output and the Cross-Connect system can be between 0 to 450 feet.

For E3 rate, since the output pulse template is measured at the secondary of the transformer and since there is no Cross-Connect system pulse template requirements, the Transmit Build Out Circuit is always disabled.

4.3.1 Guidelines for using Transmit Build Out Circuit:

If the distance between the transmitter and the DSX3 or STSX-1, Cross-Connect system, is less than 225 feet, enable the Transmit Build Out Circuit by setting the TXLEV n input pin "Low" (in Hardware Mode) or setting the TxLEV n control bit to "0" (in Host Mode).

If the distance between the transmitter and the DSX3 or STSX1 is greater than 225 feet, disable the Transmit Build Out Circuit.

4.3.2 Interfacing to the line:

4.3.2 Interfacing to the line: The differential line driver increases the transmit waveform to appropriate level and drives into the 75Ω load as rm to approp. shown in Figure 6.


43

4.4 Transmit Drive Monitor:

This feature is used for monitoring the transmit line for occurrence of fault conditions such as a short circuit on the line or a defective line driver.

To activate this function, connect MTIP_n pins to the TTIP_n lines via a 270 Ω resistor and MRing_n pins to TRing_n lines via 270 Ω resistor as shown in Figure 16.





When the MTIP_n and MRing_n are connected to the TTIP_n and TRing_n lines, the drive monitor circuit monitors the line for transitions. The DMO_n (Drive Monitor Output) will be asserted "Low" as long as the transitions on the line are detected via MTIP_n and MRing_n.

If no transitions on the line are detected for 128 ± 32 TxClk_n periods, the DMO_n output toggles "High" and when the transitions are detected again, DMO_n toggles "Low"

Note: The Drive Monitor Circuit is only for diagnostic purpose and does not have to be used to operate the transmitter.

4.5 Transmitter Section On/Off:

The transmitter section of each channel can either be turned on or off. To turn on the transmitter, set the input pin TxON_n to "High" (in Hardware Mode) or write a "1" to the TxON_n control bits (in Host Mode) and TxON_n pins tied "High".

When the transmitter is turned off, TTIP_n and TRing_n are tri-stated.

Notes:

- 1. This feature provides support for Redundancy.
- 2. If the XRT75L03 is configured in Host mode, to permit a system designed for redundancy to quickly shut-off the defective line card and turn on the back-up line card, writing a "1" to the TxON_n control bits transfers the control to TxON_n pins.

5.0 THE RECEIVER SECTION:

This section describes the detailed operation of the various blocks in the receiver. The receiver recovers the TTL/CMOS level data from the incoming bipolar B3ZS or HDB3 encoded input pulses.

5.1 AGC/Equalizer:

The Adaptive Gain Control circuit amplifies the incoming analog signal and compensates for the various flat losses and also for the loss at one-half symbol rate. The AGC has a dynamic range of 30 dB.

The Equalizer restores the integrity of the signal and compensates for the frequency dependent attenuation of up to 900 feet of coaxial cable (1300 feet for E3). The Equalizer also boosts the high frequency content of the

signal to reduce Inter-Symbol Interference (ISI) so that the slicer slices the signal at 50% of peak voltage to generate Positive and Negative data.

The Equalizer can either be "IN" or "OUT" by setting the REQEN n pin "High" or "Low" (in Hardware Mode) or setting the REQEN n control bit to "1" or "0" (in Host Mode).

RECOMMENDATIONS FOR EQUALIZER SETTINGS:

The Equalizer has two gain settings to provide optimum equalization. In the case of normally shaped DS3/ STS-1 pulses (pulses that meet the template requirements) that has been driven through 0 to 900 feet of cable, the Equalizer can be left "IN" by setting the REQEN n pin to "High" (in Hardware Mode) or setting the REQEN n control bit to "1" (in Host Mode).

However, for square-shaped pulses such as E3 or for DS3/STS-1 high pulses (that does not meet the pulse template requirements), it is recommended that the Equalizer be left "OUT" for cable length less than 300 feet by setting the REQEN_n pin "Low" (in Hardware Mode) or by setting the REQEN_n control bit to "0" (in Host Mode). This would help to prevent over-equalization of the signal and thus optimize the performance in terms of better jitter transfer characteristics.


NOTE: The results of extensive testing indicates that even when the Equalizer was left "IN" (REQEN n = "HIGH"). regardless of the cable length, the integrity of the E3 signal was restored properly over 0 to 12 dB cable loss at Industrial Temperature.

The Equalizer also contain an additional 20 dB gain stage to provide the line monitoring capability of the resistively attenuated signals which may have 20dB flat loss. This capability can be turned on by writing a "1" to the RxMON n bits in the control register or by setting the RxMON pin (pin 69) "High".

5.1.1 Interference Tolerance:

For E3 mode, ITU-T G.703 Recommendation specifies that the receiver be able to recover error-free clock and data in the presence of a sinusoidal interfering tone signal. For DS3 and STS-1 modes, the same recommendation is being used. Figure 17 shows the configuration to test the interference margin for DS3/ STS1. Figure 18 shows the set up for E3.





Sine Wave Generator 17.184mHz Signal Source 2²³-1 PRBS

FIGURE 18. INTERFERENCE MARGIN TEST SET UP FOR E3.

TABLE 9: INTERFERENCE MARGIN TEST RESULTS

Mode	CABLE LENGTH (ATTENUATION)	INTERFERENCE TOLERANCE
		Equalizer "IN"
E3	O'dB OC S	-17 dB
	12 dB	-14 dB
	0 feet	-15 dB
DS3	225 feet	-15 dB
	450 feet	-14 dB
	0 feet	-15 dB
STS-1	225 feet	-14 dB
	450 feet	-14 dB

5.2 Clock and Data Recovery:

The Clock and Data Recovery Circuit extracts the embedded clock, RxClk_n from the sliced digital data stream and provides the retimed data to the B3ZS (HDB3) decoder.

The Clock Recovery PLL can be in one of the following two modes:

TRAINING MODE:

In the absence of input signals at RTIP_n and RRing_n pins, or when the frequency difference between the recovered line clock signal and the reference clock applied on the ExClk_n input pins exceed 0.5%, a Loss of Lock condition is declared by toggling RLOL_n output pin "High" (in Hardware Mode) or setting the RLOL_n bit to "1" in the control registers (in Host Mode). Also, the clock output on the RxClk_n pins are the same as the reference clock channel.

DATA/CLOCK RECOVERY MODE:

In the presence of input line signals on the RTIP_n and RRing_n input pins and when the frequency difference between the recovered clock signal and the reference clock signal is less than 0.5%, the clock that is output on the RxClk_n out pins is the Recovered Clock signal.

5.3 B3ZS/HDB3 Decoder:

The decoder block takes the output from clock and data recovery block and decodes the B3ZS (for DS3 or STS-1) or HDB3 (for E3) encoded line signal and detects any coding errors or excessive zeros in the data stream.

Whenever the input signal violates the B3ZS or HDB3 coding sequence for bipolar violation or contains three (for B3ZS) or four (for HDB3) or more consecutive zeros, an active "High" pulse is generated on the RLCV_n output pins to indicate line code violation.

NOTE: In Dual-Rail mode, the decoder is bypassed.

5.4 LOS (Loss of Signal) Detector:

5.4.1 DS3/STS-1 LOS Condition:

A Digital Loss of SIgnal (DLOS) condition occurs when a string of 175 ± 75 consecutive zeros occur on the line. When the DLOS condition occurs, the DLOS_n bit is set to "1" in the status control register. DLOS condition is cleared when the detected average pulse density is greater than 33% for 175 ± 75 pulses.

Analog Loss of Signal (ALOS) condition occurs when the amplitude of the incoming line signal is below the threshold as shown in the Table 10. The status of the ALOS condition is reflected in the ALOS_n status control register.

RLOS is the logical OR of the DLOS and ALOS states. When the RLOS condition occurs the RLOS_n output pin is toggled "High" and the RLOS_n bit is set to "1" in the status control register.

TABLE 10: THE ALOS (ANALOG LOS) DECLARATION AND CLEARANCE THRESHOLDS FOR A GIVEN SETTING OF LOSTHR AND REGEN (DS3 AND STS-1 APPLICATIONS)

APPLICATION	REQEN SETTING	LOSTHR SETTING	SIGNAL LEVEL TO DECLARE ALOS	SIGNAL LEVEL TO CLEAR ALOS DEFECT
DS3	0	0	< 75mVpk	> 130mVpk
	1	0	< 45mVpk	> 60mVpk
	0	1	< 120mVpk	> 45mVpk
	1	1	< 55mVpk	>180mVpk
STS-1	0	0	< 120mVpk	170mVpk
	1	0	< 50mVpk	> 75mVpk
	0	1	< 125mVpk	> 205mVpk
	1	1	< 55mVpk	> 90mVpk

DISABLING ALOS/DLOS DETECTION:

For debugging purposes it is useful to disable the ALOS and/or DLOS detection. Writing a "1" to both ALOSDIS_n and DLOSDIS_n bits disables the LOS detection on a per channel basis.

5.4.2 E3 LOS Condition:

If the level of incoming line signal drops below the threshold as described in the ITU-T G.775 standard, the LOS condition is detected. Loss of signal level is defined to be between 15 and 35 dB below the normal level. If the signal drops below 35 dB for 10 to 255 consecutive pulse periods, LOS condition is declared. This is illustrated in Figure 19.





FIGURE 19. LOSS OF SIGNAL DEFINITION FOR E3 AS PER ITU-T G.775

As defined in ITU-T G.775, an LOS condition is also declared between 10 and 255 UI (or E3 bit periods) after the actual time the LOS condition has occurred. The LOS condition is cleared within 10 to 255 UI after restoration of the incoming line signal. Figure 20 shows the LOS declaration and clearance conditions.





5.4.3 Muting the Recovered Data with LOS condition:

When the LOS condition is declared, the clock recovery circuit locks into the reference clock applied to the ExClk_n pin and output this clock on the RxClk_n output.In Single Frequency Mode (SFM), the clock recovery locks into the rate clock generated and output this clock on the RxClk_n pins. The data on the RPOS_n and RNEG_n pins can be forced to zero by pulling the LOSMUT pin "High" (in Hardware Mode) or by setting the LOSMUT_n bits in the individual channel control register to "1" (in Host Mode).

NOTE: When the LOS condition is cleared, the recovered data is output on RPOS_n and RNEG_n pins.


6.0 JITTER:

There are three fundamental parameters that describe circuit performance relative to jitter:

- Jitter Tolerance (Receiver)
- Jitter Transfer (Receiver/Transmitter)
- Jitter Generation
- 6.1 JITTER TOLERANCE RECEIVER:

Jitter tolerance is a measure of how well a Clock and Data Recovery unit can successfully recover data in the presence of various forms of jitter. It is characterized by the amount of jitter required to produce a specified bit error rate. The tolerance depends on the frequency content of the jitter. Jitter Tolerance is measured as the jitter amplitude over a jitter spectrum for which the clock and data recovery unit achieves a specified bit error rate (BER). To measure the jitter tolerance as shown in Figure 21, jitter is introduced by the sinusoidal modulation of the serial data bit sequence






Input jitter tolerance requirements are specified in terms of compliance with jitter mask which is represented as a combination of points.Each point corresponds to a minimum amplitude of sinusoidal jitter at a given jitter frequency.

6.1.1 DS3/STS-1 Jitter Tolerance Requirements:

Bellcore GR-499 CORE, Issue 1, December 1995 specifies the minimum requirement of jitter tolerance for Category I and Category II. The jitter tolerance requirement for Category II is the most stringent. Figure 22 shows the jitter tolerance curve as per GR-499 specification.






6.1.2 E3 Jitter Tolerance Requirements;

ITU-T G.823 standard specifies that the clock and data recovery unit must be able to accommodate and tolerate jitter up to certain specified limits. Figure 23 shows the tolerance curve.





As shown in the Figures 22 and 23 above, in the jitter tolerance measurement, the dark line indicates the minimum level of jitter that the E3/DS3/STS-1 compliant component must tolerate.

The Table 11 below shows the jitter amplitude versus the modulation frequency for various standards.

BIT RATE	STANDARD	INPUT JITT	er Amplitu	JDE (UI _{P-P}) MODULATION FREQUENCY					
(кв/s)	CIANDAND	A1	A2	A3	F1(Hz)	F2(Hz)	F3(кHz)	F4(кHz)	ғ5(кHz)
34368	ITU-T G.823	1.5	0.15	-	100	1000	10	800	-
44736	GR-499 CORE Cat I	5	0.1	-	10	2.3k	60	300	-
44736	GR-499 CORE Cat II	10	0.3	-	10	669	22.3	300	-
51840	GR-253 CORE Cat II	15	1.5	0.15	10	30	300	2	20

TABLE 11: JITTER AMPLITUDE VERSUS MODULATION FREQUENCY (JITTER TOLERANCE)

6.2 JITTER TRANSFER - RECEIVER/TRANSMITTER:

Jitter Transfer function is defined as the ratio of jitter on the output relative to the jitter applied on the input versus frequency.

There are two distinct characteristics in jitter transfer: jitter gain (jitter peaking) defined as the highest ratio above 0dB; and jitter transfer bandwidth. The overall jitter transfer bandwidth is controlled by a low bandwidth loop, typically using a voltage-controller crystal oscillator (VCXO).

The jitter transfer function is a ratio between the jitter output and jitter input for a component, or system often expressed in dB. A negative dB jitter transfer indicates the element removed jitter. A positive dB jitter transfer indicates the element had no effect on jitter.

Table 12 shows the jitter transfer characteristics and/or jitter attenuation specifications for various data rates:

TABLE 12: JITTER TRANSFER SPECIFICATION/REFERENCES

E3	D\$3 STS-1
ETSI TBR-24	GR-499 CORE section 7.3.2 Category I and Category II

The above specifications can be met only with a jitter attenuator that supports E3/DS3/STS-1 rates.

6.3 Jitter Attenuator:

An advanced crystal-less jitter attenuator per channel is included in the XRT75L03. The jitter attenuator requires no external crystal nor high-frequency reference clock.

In Host mode, by clearing or setting the JATx/Rx_n bits in the channel control registers selects the jitter attenuator either in the Receive or Transmit path on per channel basis. In Hardware mode, JATx/Rx pin selects globally all three channels either in Receive or Transmit path.

The FIFO size can be either 16-bit or 32-bit. In HOST mode, the bits JA0_n and JA1_n can be set to appropriate combination to select the different FIFO sizes or to disable the Jitter Attenuator on a per channel basis. In Hardware mode, appropriate setting of the pins JA0 and JA1 selects the different FIFO sizes or disables the Jitter Attenuator for all three channels. Data is clocked into the FIFO with the associated clock signal (TxClk or RxClk) and clocked out of the FIFO with the dejittered clock. When the FIFO is within two bits of overflowing or underflowing, the FIFO limit status bit, FL_n is set to "1" in the Alarm status register. Reading this bit clears the FIFO and resets the bit into default state.


Note: It is recommended to select the 16-bit FIFO for delay-sensitive applications as well as for removing smaller amounts of jitter. Table 13 specifies the jitter transfer mask requirements for various data rates:

Rate (kbits)	Mask	F1 (Hz)	F2 (Hz)	F3 (Hz)	F4 (кНz)	A1(dB)	A2(dB)
34368	G.823 ETSI-TBR-24	100	300	Зк	800ĸ	0.5	-19.5
44736	GR-499, Cat I GR-499, Cat II GR-253 CORE	10 10 10	10k 56.6k 40	-	15k 300k 15k	0.1 0.1 0.1	- -
51840	GR-253 CORE	10	40k	-	400k	0.1	-

TABLE 13: JITTER TRANSFER PASS MASKS

The jitter attenuator within the XRT75L03 meets the latest jitter attenuation specifications and/or jitter transfer characteristics as shown in the Figure 24.





6.3.1 **JITTER GENERATION:**

Jitter Generation is defined as the process whereby jitter appears at the output port of the digital equipment in the absence of applied input jitter. Jitter Generation is measured by sending jitter free data to the clock and data recovery circuit and measuring the amount of itter on the output clock or the re-timed data. Since this is essentially a noise measurement, it requires a definition of bandwidth to be meaningful. The bandwidth is set according to the data rate. In general, the jitter is measured over a band of frequencies.

7.0 SERIAL HOST INTERFACE:

A serial microprocessor interface is included in the XRT75L03. The interface is generic and is designed to support the common microprocessors/microcontrollers. The XRT75L03 operates in Host mode when the HOST/HW pin is tied "High". The serial interface includes a serial clock (SCIk), serial data input (SDI), serial data output (SDO), chip select (CS) and interrupt output (INT). The serial interface timing is shown in Figure 11.

The active low interrupt output signal (INT pin) indicates alarm conditions like LOS, DMO and FL to the processor.


XP EXAR XRT75L03 THREE CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT WITH JITTER ATTENUATOR REV. 1.0.4

When the XRT75L03 is configured in Host mode, the following input pins,TxLEV_n, TAOS_n, RLB_n, LLB_n, E3_n, STS-1/DS3_n, REQEN_n, JATx/Rx, JA0 and JA1 are disabled and must be connected to ground. The Table 14 below illustrates the functions of the shared pins in either Host mode or in Hardware mode.

PIN NUMBER	IN HOST MODE	IN HARDWARE MODE
66	CS	RxClkINV
67	SClk	TxClkINV
68	SDI	RxON
69	SDO	RxMON
71	INT	LOSMUT

TABLE 14: FUNCTIONS OF SHARED PINS

Note: While configured in Host mode, the TxON_n input pins will be active if the TxON_n bits in the control register are set to "1", and can be used to turn on and off the transmit output drivers. This permits a system designed for redundancy to quickly switch out a defective line card and switch-in the backup line card.



53

XRT75L03

REV.1.0.4

ADDRESS LOCATION	REGISTER NAME	Віт 7	Віт 6	Віт 5	Віт 4	Віт 3	Віт 2	Віт 1	Віт 0	
0x00	APS/Redundancy Control Register	Reserved	RxON Ch 2	RxON Ch 1	RxON Ch 0	Reserved	TxON Ch 2	TxON Ch 1	TxON Ch 0	
CHANNEL 0 REGISTERS										
0x01	Source Level Interrupt Enable Register - Ch 0	>	Rese	erved		Change of FL Alarm Condition Interrupt Enable	Change of RLOL Condition Interrupt Enable	Change of RLOS Defect Condition Interrupt Enable	Change of DMO Condition Interrupt Enable	
0x02	Source Level Interrupt Status Register - Ch 0	ne pros	Rese	erved		Change of FL Alarm Condition Interrupt Status	Change of RLOL Condition Interrupt Status	Change of RLOS Condition Interrupt Status	Change of DMO Condition Interrupt Status	
0x03	Alarm Status Register - Ch 0	Reserved	Loss of PRBS Pattern Sync	DLOS Defect Declared	ALOS Defect Declared	FL Alarm Declared	RLOL Condition Declared	RLOS Defect Condition	DMO Condition Status	
0x04	Transmit Control Register - Ch 0	Res	erved	Internal Transmit Drive Monitoring	Insert PRBS Error	Unused	TAOS	TxCLK INV	TxLEV	
0x05	Receive Control Register - Ch 0	Res	served	DisableD- LOS Detector	DisableA- LOS Detec- tor	RxCLK INV	LOSMUTEn- able	Receive Monitor Mode Enable	Receive Equalizer Enable	
0x06	Channel Control Register - Ch 0	Res	erved	PRBS Enable	RLB	LLB	E3 Mode	STS-1/DS3 Mode	SR/DR Mode	
0x07	Jitter Attenuator Control Register - Ch 0		Rese	erved	(OS	JA RESET	JA1 (JA Mode Select Bit 1)	JA in TxPath	JA0 (JA Mode Select 0)	
			C	CHANNEL 1 RI	EGISTERS		R			
0x08	Reserved			Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	
0x09	Source Level Interrupt Enable Register - Ch 0	Reserved				Change of FL Alarm Condition Interrupt Enable	Change of RLOL Condition Interrupt Enable	Change of RLOS Defect Condition Interrupt Enable	Change of DMO Condition Interrupt Enable	
0x0A	Source Level Interrupt Status Register - Ch 0	Reserved			Change of FL Alarm Condition Interrupt Status	Change of RLOL Condition Interrupt Status	Change of RLOS Condition Interrupt Status	Change of DMO Condition Interrupt Status		
0x0B	Alarm Status Register - Ch 0	Reserved	Loss of PRBS Pattern Sync	DLOS Defect Declared	ALOS Defect Declared	FL Alarm Declared	RLOL Condition Declared	RLOS Defect Condition	DMO Condition Status	

TABLE 15: XRT75L03 REGISTER MAP - QUICK LOOK

XRT75L03

XP EXAR

REV. 1.0.4

THREE CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT WITH JITTER ATTENUATOR

TABLE 15: XRT75L03 REGISTER MAP - QUICK LOOK

ADDRESS LOCATION	REGISTER NAME	Віт 7	Віт 6	Віт 5	Віт 4	Віт 3	Віт 2	Віт 1	Віт 0
0x0C	Transmit Control Register - Ch 0	Res	Reserved Internal Insert Transmit PRBS Drive Error Monitoring			Unused	TAOS	TxCLK INV	TxLEV
0x0D	Receive Control Register - Ch 0	Res	served	DisableD- LOS Detector	DisableA- LOS Detec- tor	RxCLK INV	LOSMUTEn- able	Receive Monitor Mode Enable	Receive Equalizer Enable
0x0E	Channel Control Register - Ch 0	Res	served	PRBS Enable	RLB	LLB	E3 Mode	STS-1/DS3 Mode	SR/DR Mode
0x0F	Jitter Attenuator Control Register - Ch 0	AL O	Rese			JA RESET	JA1 (JA Mode Select Bit 1)	JA in TxPath	JA0 (JA Mode Select 0)
		je s		HANNEL 2 R	EGISTERS				
0x10	Reserved		So. (C)	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved
0x11	Source Level Interrupt Enable Register - Ch 0	and	CHANNEL 2 REGISTERS Reserved Reserved <td>Change of FL Alarm Condition Interrupt Enable</td> <td>Change of RLOL Condition Interrupt Enable</td> <td>Change of RLOS Defect Condition Interrupt Enable</td> <td>Change of DMO Condition Interrupt Enable</td>			Change of FL Alarm Condition Interrupt Enable	Change of RLOL Condition Interrupt Enable	Change of RLOS Defect Condition Interrupt Enable	Change of DMO Condition Interrupt Enable
0x12	Source Level Interrupt Status Register - Ch 0		Reserved			Change of FL Alarm Condition Interrupt Status	Change of RLOL Condition Interrupt Status	Change of RLOS Condition Interrupt Status	Change of DMO Condition Interrupt Status
0x13	Alarm Status Register - Ch 0	Reserved	Loss of PRBS Pattern Sync	DLOS Defect Declared	ALOS Defect Declared	FL Alarm Declared	RLOL Condition Declared	RLOS Defect Condition	DMO Condition Status
0x14	Transmit Control Register - Ch 0	Res	served	Internal Transmit Drive Monitoring	Insert PRBS Error	Unused	TAOS		TxLEV
0x15	Receive Control Register - Ch 0	Res	served	DisableD- LOS Detector	DisableA- LOS Detec- tor	RxCLK INV	LOSMUTEn- able	Receive Monitor Mode Enable	Receive Equalizer Enable
0x16	Channel Control Register - Ch 0	Reserved PRBS RLB Enable			LLB	E3 Mode	STS-1/DS3 Mode	SR/DR Mode	
0x17	Jitter Attenuator Control Register - Ch 0	Reserved				JA RESET	JA1 (JA Mode Select Bit 1)	JA in TxPath	JA0 (JA Mode Select 0)
0x19 - 0x1F	Reserved				Rese	erved			
0x20	Block Level Interrupt Enable Register - Ch 32								

XP EXAR

THREE CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT WITH JITTER ATTENUATOR

TABLE 15: XRT75L03 REGISTER MAP - QUICK LOOK

ADDRESS LOCATION	REGISTER NAME	Віт 7	Віт 6	Віт 5	Віт 4	Віт 3	Віт 2	Віт 1	Віт 0
0x21	Block Level Interrupt Enable Register - Ch 33								
0x22 - 0x3D	Reserved		Reserved						
0x3E	Device Part Number Register	0	1	1	1	0	0	1	1
0x3F	Chip Revision Number Register	0	0	0	0		Revision Number Value		
0x40 - 0xFF	Reserved	he	Reserved						

LEGEND:

LEGEND.	
	Denotes Reserved (or Unused) Register Bits
	Denotes Read/Write Bits
	Denotes Read-Only Bits
	Denotes Reset-Upon-Read Bits

6

THE REGISTER MAP AND DESCRIPTION FOR THE XRT75L03 3-CHANNEL DS3/E3/STS-1 LIU IC

TABLE 16: COMMAND REGISTER ADDRESS MAP, WITHIN THE XR175L03 3-CHANNEL DS3/E3/STS-1 LIU w/ JITTER ATTENUATOR IC

Address	COMMAND REGISTER	Туре	REGISTER NAME						
0x00	CR0	R/W	APS/Redundancy Control Register						
	CHANNEL 0 CONTROL REGISTERS								
0x01	CR1	R/O	Source Level Interrupt Enable Register - Channel 0						
0x02	CR2	R/W	Source Level Interrupt Status Register Channel 0						
0x03	CR3	R/O	Alarm Status Register - Channel 0						
0x04	CR4	R/W	Transmit Control Register - Channel 0						
0x05	CR5	R/W	Receive Control Register - Channel 0						
0x06	CR6	R/W	Channel Control Register - Channel 0						
0x07	CR7	R/W	Jitter Attenuator Control Register - Channel 0						
	Сна	NNEL 1 CONTROL REC	SISTERS						
0x08	CR8	R/O	Reserved						
0x09	CR9	R/W	Source Level Interrupt Enable Register - Channel 1						

TABLE 16: COMMAND REGISTER ADDRESS MAP, WITHIN THE XRT75L03 3-CHANNEL DS3/E3/STS-1 LIU w/ JITTER ATTENUATOR IC

· · ·		_	
ADDRESS	COMMAND REGISTER	Түре	REGISTER NAME
0x0A	CR10	RUR	Source Level Interrupt Status Register - Channel 1
0x0B	CR11	R/O	Alarm Status Register - Channel 1
0x0C	CR12	R/W	Transmit Control Register - Channel 1
0x0D	CR13	R/W	Receive Control Register - Channel 1
0x0E	CR14	R/W	Channel Control Register - Channel 1
0x0F	CR15	R/W	Jitter Attenuator Control Register - Channel 1
	Сна	NNEL 2 CONTROL REC	SISTERS
0x10	CR16	R/W	Reserved
0x11	CR17	R/W	Source Level Interrupt Enable Register - Channel 2
0x12	CR18	RUR	Source Level Interrupt Status Register - Channel 2
0x13	CR19	R/O	Alarm Status Register - Channel 2
0x14	CR20	R/W	Transmit Control Register - Channel 2
0x15	CR21	R/W	Receive Control Register - Channel 2
0x16	CR22	R/W	Channel Control Register - Channel 2
0x17	CR23	R/W	Jitter Attenuator Control Register - Channel 2
0x18 - 0x1F	Reserved	0,0	
	BLOCK LEVEL INTERRUF	T ENABLE/STATUS RI	EGISTERS (CHANNELS 0 - 2)
0x20	CR32	R/W	Block Level Interrupt Enable Register
0x21	CR33	R/O	Block Level Interrupt Status Register
0x22 - 0x3D	Reserved		Reserved
	Devi	CE IDENTIFICATION RE	GISTERS
0x3E	CR62	R/O	Device Part Number Register
0x3F	CR63	R/O	Chip Revision Number Register

THE GLOBAL/CHIP-LEVEL REGISTERS

The register set, within the XRT75L03 consists of five "Global" or "Chip-Level" Registers and 21 per-Channel Registers. This section will present detailed information on the Global Registers.

Address	COMMAND REGISTER	Түре	REGISTER NAME
0x00	CR0	R/W	APS/Redundancy Control Register
0x01 - 0x1F	Bank of Per-Channel Registers		
0x20	CR32	R/W	Block Level Interrupt Enable Register
0x21	CR33	R/O	Block Level Interrupt Status Register
0x22 - 0x3D	Reserved Registers		
0x3E	CR62	R/O	Device/Part Number Register
0x3F	CR63	R/O	Chip Revision Number Register

TABLE 17: LIST AND ADDRESS LOCATIONS OF GLOBAL REGISTERS

REGISTER DESCRIPTION - GLOBAL REGISTERS

TABLE 18: APS/REDUNDANCY CONTROL REGISTER - CR0 (ADDRESS LOCATION = 0x00)

Віт 7	Віт 6	Віт 5	Віт 4	Віт 3	Віт 2	Віт 1	Віт 0
Reserved	RxONCh 2	RxON Ch 1	RxON Ch 0	Reserved	TxON Ch 2	TxON Ch 1	TxON Ch 0
R/O	R/W	R/W	R/W	R/0	R/W	R/W	R/W
0	0	0	0	0	0	0	0
			(6 3	1		

Bit Number	NAME	Түре	DEFAULT VALUE	DESCRIPTION
7	Reserved	R/O	0	S Cz hi
6	RxON Ch 2	R/W	0	Receiver Section ON - Channel 2 This READ/WRITE bit-field is used to either turn on or turn off the Receive Section of Channel 2. If the user turns on the Receive Sec- tion, then Channel 2 will begin to receive the incoming DS3, E3 or STS-1 data-stream via the RTIP_2 and RRING_2 input pins. Conversely, if the user turns off the Receive Section, then the entire Receive Section (e.g., AGC and Receive Equalizer Block, Clock Recovery PLL, etc) will be powered down. 0 - Shuts off the Receive Section of Channel 2. 1 - Turns on the Receive Section of Channel 2.

XRT75L03

REV. 1.0.4

THREE CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT WITH JITTER ATTENUATOR

Bit Number	NAME	Түре	DEFAULT VALUE	DESCRIPTION
5	RxON Ch 1	R/W	0	Receiver Section ON - Channel 1 This READ/WRITE bit-field is used to either turn on or turn off the Receive Section of Channel 1. If the user turns on the Receive Sec- tion, then Channel 1 will begin to receive the incoming DS3, E3 or STS-1 data-stream via the RTIP_1 and RRING_1 input pins. Conversely, if the user turns off the Receive Section, then the entire Receive Section (e.g., AGC and Receive Equalizer Block, Clock Recovery PLL, etc) will be powered down. 0 - Shuts off the Receive Section of Channel 1. 1 - Turns on the Receive Section of Channel 1.
4	RxON Ch 0	R/W	0 Produce Sheer are 0 0	Receiver Section ON - Channel 0 This READ/WRITE bit-field is used to either turn on or turn off the Receive Section of Channel 0. If the user turns on the Receive Sec- tion, then Channel 0 will begin to receive the incoming DS3, E3 or STS-1 data-stream via the RTIP_0 and RRING_0 input pins. Conversely, if the user turns off the Receive Section, then the entire Receive Section (e.g., AGC and Receive Equalizer Block, Clock Recovery PLL, etc) will be powered down. 0 Shuts off the Receive Section of Channel 0. 1 - Turns on the Receive Section of Channel 0.
3	Reserved	R/O	0	0,00
2	TxON Ch 2	R/W	0	 Transmit Driver ON - Channel 2 This READ/WRITE bit-field is used to either turn on or turn off the Transmit Driver associated with Channel 2. If the user turns on the Transmit Driver, then Channel 2 will begin to transmit DS3, E3 or STS-1 pulses on the line via the TTIP_2 and TRING_2 output pins. Conversely, if the user turns off the Transmit Driver, then the TTIP_2 and TRING_2 output pins will be tri-stated. 0 - Shuts off the Transmit Driver associated with Channel 2 and tristates the TTIP_2 and TRING_2 output pins. 1 - Turns on or enables the Transmit Driver associated with Channel 2. Note: If the user wishes to exercise software control over the state of the Transmit Driver associated with Channel 2, then it is imperative that the user pull the TxON_2 (pin 125) to a logic "High" level.

Bit Number	Nаме	Түре	DEFAULT VALUE	DESCRIPTION
1	TxON Ch 1	R/W	0	 Transmit Section ON - Channel 1 This READ/WRITE bit-field is used to either turn on or turn off the Transmit Driver associated with Channel 1. If the user turns on the Transmit Driver, then Channel 1 will begin to transmit DS3, E3 or STS-1 pulses on the line via the TTIP_1 and TRING_ 1 output pins. Conversely, if the user turns off the Transmit Driver, then the TTIP_1 and TRING_1 output pins will be tri-stated. 0 - Shuts off the Transmit Driver associated with Channel 1 and tristates the TTIP_1 and TRING_ 1 output pins. 1 - Turns on or enables the Transmit Driver associated with Channel 1. Note: If the user wishes to exercise software control over the state of the Transmit Driver associated with Channel 1, then it is
	V o	R R	0r	imperative that the user pull the TxON_1 (pin 1) to a logic
0	TxON Ch 0	RMY		Note: If the user wishes to exercise software control over the state
				of the Transmit Driver associated with Channel 0, then it is imperative that the user pull the TxON_0 (pin 38) to a logic "High" level.

Віт 7	Віт 6	Віт 5	Віт 4	Віт 3	Віт 2	Віт 1	Віт 0
		Reserved	Channel 2 Interrupt Enable	Channel 1 Interrupt Enable	Channel 0 Interrupt Enable		
R/O	R/O	R/O	R/O	R/O	R/W	R/W	R/W
0	0	0	0	0	0	0	0

TABLE 19: BLOCK LEVEL INTERRUPT ENABLE REGISTER - CR32 (ADDRESS LOCATION = 0x20)

Bit Number	NAME	Түре	DEFAULT VALUE	DESCRIPTION
7 - 3	Unused	R/O	0	
2	Channel 2 Interrupt Enable	R/WO F		 Channel 2 Interrupt Enable Bit: This READ/WRITE bit-field is used to do either of the following To enable Channel 2 for Interrupt Generation at the Block Level To disable all Interrupts associated with Channel 2 within the XRT75L03 If the user enables Channel 2-related Interrupts at the Block Level, then this means that a given Channel 2-related interrupt (e.g., Change in LOS Defect Condition - Channel 2) will be enabled if the user has also enabled this particular interrupt at the Source Level. If the user disables Channel 2-related Interrupts at the Block Level, then this means that the XRT75L03 will NOT generate any Channel 2-Related Interrupts at all. D - Disables all Channel 2-related Interrupts. 1 - Enables Channel 2-related Interrupts at the Block Level. The user must still enable individual Channel 2-related Interrupts at the source level.
1	Channel 1 Inter- rupt Enable	R/W	0	Channel 1 Interrupt Enable Bit: Please see the description for Bit 2 Channel 2 Interrupt Enable.
0	Channel 0 Inter- rupt Enable	R/W	0	Channel 0 Interrupt Enable Bit: Please see the description for Bit 2 Channel 2 Interrupt Enable.

Віт 7	Віт 6	Віт 5	Віт 4	Віт 3	Віт 2	Віт 1	Віт 0
		Reserved	Channel 2 Interrupt Status	Channel 1 Interrupt Status	Channel 0 Interrupt Status		
R/O	R/O	R/O	R/O	R/O	R/O	R/O	R/O
0	0	0	0	0	0	0	0

TABLE 20: BLOCK LEVEL INTERRUPT STATUS REGISTER - CR33 (ADDRESS LOCATION = 0x21)

BIT NUMBER	NAME	Түре	Default Value	DESCRIPTION
7 - 3	Unused	R/O	0	
2	Channel 2 Inter- rupt Sta- tus			 Channel 2 Interrupt Status Bit: This READ-ONLY bit-field indicates whether or not the XRT75L03 has a pending Channel 2-related interrupt that is awaiting service. 0 - Indicates that there is NO Channel 2-related Interrupt awaiting service. 1 - Indicates that there is at least one Channel 2-related Interrupt awaiting service. In this case, the user's Interrupt Service routine should be written such that the Microprocessor will now proceed to read out the contents of the Source Level Interrupt Status Register - Channel 2 (Address Location = 0x12) in order to determine the exact cause of the interrupt request. Nore: Once this bit-field is set to "1", it will not be cleared back to "0" until the user has read out the contents of the Source-Level Interrupt Status Register bit, that corresponds with the interrupt request.
				Level Interrupt Status Register bit, that corresponds with the interrupt request.

XP EXAR TENUATOR

THREE CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT WITH JITT	ER ATI

BIT NUMBER	Nаме	Түре	DEFAULT VALUE	DESCRIPTION
1	Channel 1 Inter- rupt Enable	R/W	0	 Channel 1 Interrupt Enable Bit: This READ-ONLY bit-field indicates whether or not the XRT75L03 has a pending Channel 1-related interrupt that is awaiting service. 0 - Indicates that there is NO Channel 1-related Interrupt awaiting service. 1 - Indicates that there is at least one Channel 1-related Interrupt awaiting service. In this case, the user's Interrupt Service routine should be written such that the Microprocessor will now proceed to read out the contents of the Source Level Interrupt Status Register - Channel 1 (Address Location = 0x0A) in order to determine the exact cause of the interrupt request. Note: Once this bit-field is set to "1", it will not be cleared back to
		Cata B/W/A	*	"0" until the user has read out the contents of the Source- Level Interrupt Status Register bit, that corresponds with the interrupt request.
0	Channel 0 Inter- rupt Enable	R/Whe	auction and the	 Channel 0 Interrupt Enable Bit: This READ-ONLY bit-field indicates whether or not the XRT75L03 has a pending Channel 0-related interrupt that is awaiting service. 0- Indicates that there is NO Channel 0-related Interrupt awaiting service. 1 - Indicates that there is at least one Channel 0-related Interrupt awaiting service. 1 - Indicates that there is at least one Channel 0-related Interrupt awaiting service. 1 - Indicates that there is at least one Channel 0-related Interrupt awaiting service. In this case, the user's Interrupt Service routine should be written such that the Microprocessor will now proceed to read out the contents of the Source Level Interrupt Status Register - Channel 0 (Address Location = 0x02) in order to determine the exact cause of the interrupt request. Note: Once this bit-field is set to "1", it will not be cleared back to "0" until the user has read out the contents of the Source-Level Interrupt Status Register bit, that corresponds with the interrupt request.

5 TABLE 21: DEVICE/PART NUMBER REGISTER - CR62 (ADDRESS LOCATION = 0x3E)

Ç

Віт 7	Віт 6	Віт 5	Віт 4	Віт 3	Віт 2	BIT 1	Віт 0
			Part Numb	er ID Value		09	
R/O	R/O	R/O	R/O	R/O	R/O	R/O	R/O
0	1	1	1	0	0	1	1

Bit Number	Nаме	Түре	DEFAULT VALUE	DESCRIPTION
7 - 0	Part Number ID Value	R/O	0x73	Part Number ID Value: This READ-ONLY register contains a unique value that represents the XRT75L03. In the case of the XRT75L03, this value will always be 0x73.

63

Віт 7	Віт 6	Віт 5	Віт 4	Віт 3	Віт 2	Віт 1	Віт 0	
Chip Revision Number Value								
R/O	R/O	R/O	R/O	R/O	R/O	R/O	R/O	
1	0	0	0	Х	Х	Х	Х	

TABLE 22: CHIP REVISION NUMBER REGISTER - CR63 (ADDRESS LOCATION = 0x3F)

BIT NUMBER	NAME	Түре	DEFAULT VALUE	DESCRIPTION
7 - 0	Chip Revision Number Value		0x0#	Chip Revision Number Value: This READ-ONLY register contains a value that represents the current revision of this XRT75L03. This revision num- ber will always be in the form of "0x0#", where "#" is a hexadecimal value that specifies the current revision of the chip. For example, the very first revision of this chip will contain the value "0x01".

THE PER-CHANNEL REGISTERS

The XRT75L03 consists of 21 per-Channel Registers, Table 23 presents the overall Register Map with the Per-Channel Registers shaded.

TABLE 23: COMMAND REGISTER ADDRESS MAP, WITHIN THE XRT75L03 3-CHANNEL DS3/E3/STS-1 LIU W/ JITTER ATTENUATOR IC

Address	COMMAND REGISTER	Түре						
0x00	CR0	R/W	APS/Redundancy Control Register					
	CHANNEL 0 CONTROL REGISTERS							
0x01	CR1	R/O	Source Level Interrupt Enable Register - Channel 0					
0x02	CR2	R/W	Source Level Interrupt Status Register Channel 0					
0x03	CR3	R/O	Alarm Status Register - Channel 0					
0x04	CR4	R/W	Transmit Control Register - Channel 0					
0x05	CR5	R/W	Receive Control Register - Channel 0					
0x06	CR6	R/W	Channel Control Register - Channel 0					
0x07	CR7	R/W	Jitter Attenuator Control Register - Channel 0					
		CHANNE	L 1 CONTROL REGISTERS					
0x08	CR8	R/O	Reserved					
0x09	CR9	R/W	Source Level Interrupt Enable Register - Channel 1					
0x0A	CR10	RUR	Source Level Interrupt Status Register - Channel 1					
0x0B	CR11	R/O	Alarm Status Register - Channel 1					
0x0C	CR12	R/W	Transmit Control Register - Channel 1					

XPEXAR

TABLE 23: COMMAND REGISTER ADDRESS MAP, WITHIN THE XRT75L03 3-CHANNEL DS3/E3/STS-1 LIU w/ JITTER ATTENUATOR IC

ADDRESS	COMMAND REGISTER	Түре	REGISTER NAME
0x0D	CR13	R/W	Receive Control Register - Channel 1
0x0E	CR14	R/W	Channel Control Register - Channel 1
0x0F	CR15	R/W	Jitter Attenuator Control Register - Channel 1
- I		CHANNEI	2 Control Registers
0x10	CR16	R/W	Reserved
0x11	CR17	R/W	Source Level Interrupt Enable Register - Channel 2
0x12	CR18	RUR	Source Level Interrupt Status Register - Channel 2
0x13	CR19	R/O	Alarm Status Register - Channel 2
0x14	CR20	R/W	Transmit Control Register - Channel 2
0x15	CR21	R/W	Receive Control Register - Channel 2
0x16	CR22	R/W	Channel Control Register - Channel 2
0x17	CR23	R/W	Sitter Attenuator Control Register - Channel 2
0x18 - 0x1F	Reserved	2 7	
	BLOCK LEVEL IN		NABLE/STATUS REGISTERS (CHANNELS 0 - 2)
0x20	CR32	R/W	Block Level Interrupt Enable Register
0x21	CR33	R/O	Block Level Interrupt Status Register
0x22 - 0x3D	Reserved		Reserved
			DENTIFICATION REGISTERS
0x3E	CR62	R/O	Device Part Number Register
0x3F	CR63	R/O	Chip Revision Number Register
			Chip Revision Number Register

XP EXAR

REGISTER DESCRIPTION - PER CHANNEL REGISTERS

TABLE 24: SOURCE LEVEL INTERRUPT ENABLE REGISTER - CHANNEL 0 ADDRESS LOCATION = 0x01

Channel 1 Address Location = 0x09

Channel 2 Address Location = 0x11)

Віт 7	Віт 6	Віт 5	Віт 4	Віт 3	Віт 2	Віт 1	Віт 0	
	Սու	ised		Change of FL Condition Interrupt Enable Ch 0	Change of LOL Condition Interrupt Enable Ch 0	Condition	Change of DMO Condition Interrupt Enable Ch 0	
R/O	R/O	R/O	R/O	R/W	R/W	R/W	R/W	
0	0	0	0	0	0	0	0	
	AL DA							

Bit Number	NAME	Түре	Default Value	DESCRIPTION
7 - 4	Reserved	R/0	0	
3	Change of FL Condition Interrupt Enable - Ch 0	RAN		 Change of FL (FIFO Limit Alarm) Condition Interrupt Enable - Ch 0: This READ/WRITE bit-field is used to either enable or disable the Change of FL Condition Interrupt. If the user enables this interrupt, then the XRT75L03 will generate an interrupt any time any of the following events occur. Whenever the Jitter Attenuator (within Channel 0) declares the FL (FIFO Limit Alarm) condition. Whenever the Jitter Attenuator (within Channel 0) clears the FL (FIFO Limit Alarm) condition. Disables the Change in FL Condition Interrupt. 1 - Enables the Change in FL Condition Interrupt.
2	Change of LOL Condition Interrupt Enable	R/W	0	 Change of Receive LOL (Loss of Lock) Condition Interrupt Enable - Channel 0: This READ/WRITE bit-field is used to either enable or disable the Change of Receive LOL Condition Interrupt. If the user enables this interrupt, then the XRT75L03 will generate an interrupt any time any of the following events occur. Whenever the Receive Section (within Channel 0) declares the Loss of Lock Condition. Whenever the Receive Section (within Channel 0) clears the Loss of Lock Condition. O - Disables the Change in Receive LOL Condition Interrupt. 1 - Enables the Change in Receive LOL Condition Interrupt.

XRT75L03	X EXAR
REV. 1.0.4	THREE CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT WITH JITTER ATTENUATOR

BIT NUMBER	NAME	Түре	DEFAULT VALUE	DESCRIPTION
1	Change of LOS Condition Interrupt Enable	R/W	0	 Change of the Receive LOS (Loss of Signal) Defect Condition Interrupt Enable - Ch 0: This READ/WRITE bit-field is used to either enable or disable the Change of the Receive LOS Defect Condition Interrupt. If the user enables this interrupt, then the XRT75L03 will generate an interrupt any time any of the following events occur. Whenever the Receive Section (within Channel 0) declares the LOS Defect Condition. Whenever the Receive Section (within Channel 0) clears the LOS Defect condition. O - Disables the Change in the LOS Defect Condition Inter-
	0313	© Dro		rupt. 1 - Enables the Change in the LOS Defect Condition Inter- rupt.
0	Change of DMO Condition Interrupt Enable	R/W LI		 Change of Transmit DMO (Drive Monitor Output) Condition Interrupt Enable - Ch 0: This READ/WRITE bit-field is used to either enable or disable the Change of Transmit DMO Condition Interrupt. If the user enables this interrupt, then the XRT75L03 will generate an interrupt any time any of the following events occur. Whenever the Transmit Section toggles the DMO output pin (or bit-field) to "1". Whenever the Transmit Section toggles the DMO output pin (or bit-field) to "0". Disables the Change in the DMO Condition Interrupt.
				0 - Disables the Change in the DMO Condition Interrupt. 1 - Enables the Change in the DMO Condition Interrupt.

TABLE 25: SOURCE LEVEL INTERRUPT STATUS REGISTER - CHANNEL 0 ADDRESS LOCATION = 0x02

Channel 1 Address Location = 0x0A

Channel 2 Address Location = 0x12

Віт 7	Віт 6	Віт 5	Віт 4	Віт 3	Віт 2	Віт 1	Віт 0			
Unused			Change of FL Condition Interrupt Status Ch_n	Change of LOL Condition Interrupt Status Ch_n	Change of LOS Condition nterrupt Status Ch_n	Change of DMO Condition Interrupt Status Ch_n				
R/O	R/O	R/O	R/O	RUR	RUR	RUR	RUR			
0	0	0	0	0	0	0	0			
	0	20	Cr. no							

BIT NUMBER	NAME	Түре	Default Value	DESCRIPTION
7 - 4	Unused	R/O	0	
3	Change of FL Con- dition Interrupt Sta- tus	RUR		 Change of FL (FIFO Limit Alarm) Condition Interrupt Status - Ch 0: This RESET-upon-READ bit-field indicates whether or not the Change of FL Condition Interrupt (for Channel 0) has occurred since the last read of this register. 0 - Indicates that the Change of FL Condition Interrupt has NOT occurred since the last read of this register. 1 - Indicates that the Change of FL Condition Interrupt has occurred since the last read of this register. 1 - Indicates that the Change of FL Condition Interrupt has occurred since the last read of this register. Note: The user can determine the current state of the FIFO Alarm condition by reading out the contents of Bit 3 (FL Alarm Declared) within the Alarm Status Register.
2	Change of LOL Condition Interrupt Status	RUR	0	 Change of Receive LOL (Loss of Lock) Condition Interrupt Status - Ch 0: This RESET upon-READ bit-field indicates whether or not the Change of Receive LOL Condition Interrupt (for Channel 0) has occurred since the last read of this register. 0 - Indicates that the Change of Receive LOL Condition Interrupt has NOT occurred since the last read of this register. 1 - Indicates that the Change of Receive LOL Condition Interrupt has occurred since the last read of this register. 1 - Indicates that the Change of Receive LOL Condition Interrupt has occurred since the last read of this register. Note: The user can determine the current state of the Receive LOL Defect condition by reading out the contents of Bit 2 (Receive LOL Defect Declared) within the Alarm Status Register.

Bit Number	NAME	Түре	DEFAULT VALUE	DESCRIPTION
1	Change of LOS Condition Interrupt Status	RUR	0	Change of Receive LOS (Loss of Signal) Defect Condi- tion Interrupt Status: This RESET-upon-READ bit-field indicates whether or not the Change of the Receive LOS Defect Condition Interrupt (for Channel 0) has occurred since the last read of this reg- ister. 0 - Indicates that the Change of the Receive LOS Defect Condition Interrupt has NOT occurred since the last read of
	d _{ata}	Pro Pro		 this register. 1 - Indicates that the Change of the Receive LOS Defect Condition Interrupt has occurred since the last read of this register. Note: The user can determine the current state of the Receive LOS Defect condition by reading out the contents of Bit 1 (Receive LOS Defect Declared, within the Alarm Status Register.
0	Q	RUR		 Change of Transmit DMO (Drive Monitor Output) Condition Interrupt Status - Ch 0: This RESET-upon-READ bit-field indicates whether or not the Change of the Transmit DMO Condition Interrupt (for Channel 0) has occurred since the last read of this register. Indicates that the Change of the Transmit DMO Condition Interrupt has NOT occurred since the last read of this register. Indicates that the Change of the Transmit DMO Condition Interrupt has occurred since the last read of this register. Indicates that the Change of the Transmit DMO Condition Interrupt has occurred since the last read of this register. Indicates that the Change of the Transmit DMO Condition Interrupt has occurred since the last read of this register. Indicates that the Change of the Transmit DMO Condition Interrupt has occurred since the last read of this register.
				contents of Bit 0 (Transmit DMO Condition) within the Alarm Status Register.

XRT75L03

REV. 1.0.4

XPEXAR

THREE CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT WITH JITTER ATTENUATOR

TABLE 26: ALARM STATUS REGISTER - CHANNEL 0 ADDRESS LOCATION = 0x03

Channel 1 Address Location = 0x0B

Віт 7	Віт 6	Віт 5	Віт 4	Віт 3	Віт 2	Віт 1	Віт 0
Unused	Loss of PRBS Pattern Sync	Digital LOS Defect Declared	Analog LOS Defect Declared	FL (FIFO Limit) Alarm Declared	Receive LOL Defect Declared	Receive LOS Defect Declared	Transmit DMO Condition
R/O	R/O	R/O	R/O	R/O	R/O	R/O	R/O
0	0	0	0	0	0	0	0
	0	2					

BIT NUMBER	NAME	Туре	Default Value	DESCRIPTION
7	Unused	R/O	0	
6	Loss of PRBS Pat- tern Lock	RIO	0 producer longer orde	 Loss of PRBS Pattern Lock Indicator: This READ-ONLY bit-field indicates whether or not the PRBS Receiver (within the Receive Section of Channel 0) is declaring PRBS Lock within the incoming PRBS pattern. If the PRBS Receiver detects a very large number of biterrors within its incoming data-stream, then it will declare the Loss of PRBS Lock Condition. Conversely, if the PRBS Receiver were to detect its predetermined PRBS pattern with the incoming DS3, E3 or STS-1 data-stream, (with little or no bit errors) then the PRBS Receiver will clear the Loss of PRBS Lock condition. 0 - Indicates that the PRBS Receiver is currently declaring the PRBS Lock condition within the incoming DS3, E3 or STS-1 data-stream. 1 - Indicates that the PRBS Receiver is currently declaring the Loss of PRBS Lock condition within the incoming DS3, E3 or STS-1 data-stream. Note: This register bit is only valid if all of the following are true. a. The PRBS Generator block (within the Transmit Section of the Chip is enabled). b. The PRBS Pattern (that is generated by the PRBS Generator) is somehow looped back into the Receive Path (via the Line-Side) and in-turn routed to the receive input of the PRBS Receiver.

REV. 1.0.4

BIT NUMBER	Nаме	Түре	Default Value	DESCRIPTION
5	Digital LOS Defect Declared	R/O		 Digital LOS Defect Declared: This READ-ONLY bit-field indicates whether or not the Digital LOS (Loss of Signal) detector is declaring the LOS Defect condition. For DS3 and STS-1 applications, the Digital LOS Detector will declare the LOS Defect condition whenever it detects an absence of pulses (within the incoming DS3 or STS-1 data-stream) for 160 consecutive bit-periods. Further, (again for DS3 and STS-1 applications) the Digital LOS Detector will clear the LOS Defect condition whenever it determines that the pulse density (within the incoming DS3 or STS-1 signal) is at least 33%. O - Indicates that the Digital LOS Detector is NOT declaring the LOS Defect Condition. 1 - Indicates that the Digital LOS Detector is currently declaring the LOS Defect condition. NOTES: 1. LOS Detection (within each channel of the XRT75L03) is performed by both an Analog LOS Detector and a Digital LOS Detector. The LOS state of a given Channel is simply a WIRED-OR of the LOS Defect Declare states of these two detectors. 2. The current LOS Defect Condition (for the contents of Bit 1 (Receive LOS Defect Declared) within this register.
				OBS PERU THIS
				Contraction of the second s

Bit Number	Nаме	Түре	Default Value	DESCRIPTION
4	Analog LOS Defect Declared	R/O	0	 Analog LOS Defect Declared: This READ-ONLY bit-field indicates whether or not the Analog LOS (Loss of Signal) detector is declaring the LOS Defect condition. For DS3 and STS-1 applications, the Analog LOS Detector will declare the LOS Defect condition whenever it determines that the amplitude of the pulses (within the incoming DS3/STS-1 line signal) drops below a certain Analog LOS Defect Condition whenever it determines that the amplitude of the pulses (within the incoming DS3/STS-1 line signal) drops below a certain Analog LOS Defect Condition whenever it determines that the amplitude of the pulses (within the incoming DS3/STS-1 line signal) drops below a certain Analog LOS Defect Clearance threshold level. It should be noted that, in order to prevent "chattering" within the Analog LOS Defect Clearance threshold level. It should be noted that, in order to prevent "chattering" within the Analog LOS Defect Clearance threshold level. I holicates that the Analog LOS Defector is NOT declaring the LOS Defect Condition. 1 - Indicates that the Analog LOS Detector is currently declaring the LOS Defect condition. NoTES: LOS Detection (within each channel of the XRT5L03) is performed by both an Analog LOS Detectors. Che current LOS Defect Condition (for the channel) can be determined by reading out the contents of Bit 1 (Receive LOS Defect Declared) within this register.
				×♥

REV. 1.0.4

BIT NUMBER	NAME	Түре	Default Value	DESCRIPTION
3	FL Alarm Declared	R/O	0	 FL (FIFO Limit) Alarm Declared: This READ-ONLY bit-field indicates whether or not the Jitter Attenuator block (within Channel_n) is currently declaring the FIFO Limit Alarm. The Jitter Attenuator block will declare the FIFO Limit Alarm anytime the Jitter Attenuator FIFO comes within two bit-periods of either overflowing or under-running. Conversely, the Jitter Attenuator block will clear the FIFO Limit Alarm anytime the Jitter Attenuator block will clear the FIFO Limit Alarm anytime the Jitter Attenuator block will clear the FIFO Limit Alarm anytime the Jitter Attenuator FIFO is NO longer within two bit-periods of either overflowing or underrunning. Typically, this Alarm will only be declared whenever there is a very serious problem with timing or jitter in the system. 0 - Indicates that the Jitter Attenuator block (within Channel_n) is NOT currently declaring the FIFO Limit Alarm condition. 1 - Indicates that the Jitter Attenuator block (within Channel_n) is currently declaring the FIFO Limit Alarm condition. Note: This bit-field is only active if the Jitter Attenuator
2	Receive LOL Con- dition Declared	R/O		 (within Channel_n) has been enabled. Receive LOL (Loss of Lock) Condition Declared: This READ-ONLY bit-field indicates whether or not the Receive Section (within Channel_n) is currently declaring the LOL (Loss of Lock) condition. The Receive Section (of Channel_n) will declare the LOL Condition, if any one of the following conditions are met. If the frequency of the Recovered Clock signal differs from that of the signal provided to the E3CLK input (for E3 applications), the DS3CLK input (for DS3 applications) or the STS-1CLK input (for STS-1 applications) by 0.5% (or 5000ppm) or more. If the frequency of the Recovered Clock signal differs from the line-rate clock signal (for Channel_n) that has been generated by the SFM Clock Synthesizer PLL (for SFM Mode Operation) by 0.5% (or 5000ppm) or more. Indicates that the Receive Section of Channel_n is NOT currently declaring the LOL Condition. Indicates that the Receive Section of Channel_n is cur- rently declaring the LOL Condition.

BIT NUMBER	Nаме	Түре	Default Value	DESCRIPTION
1	Receive LOS Defect Condition Declared	R/O	0	 Receive LOS (Loss of Signal) Defect Condition Declared: This READ-ONLY bit-field indicates whether or not the Receive Section (within Channel_n) is currently declaring the LOS defect condition. The Receive Section (of Channel_n) will declare the LOS defect condition, if any one of the following conditions is met. If the Digital LOS Detector declares the LOS defect condition (for DS3 or STS-1 applications) If the Analog LOS Detector declares the LOS defect condition (for DS3 or STS-1 applications) If the ITU-T G.775 LOS Detector declares the LOS defect condition (for E3 applications). Indicates that the Receive Section of Channel_n is NOT currently declaring the LOS Defect Condition. Indicates that the Receive Section of Channel_n is cur- rently declaring the LOS Defect condition.
0	Transmit DMO Condition Declared			 Transmit DMO (Drive Monitor Output) Condition Declared: This READ-ONLY bit-field indicates whether or not the Transmit Section of Channel_n is currently declaring the DMO Alarm condition. If configured accordingly, the Transmit Section will either internally or externally check the Transmit Output DS3/E3/ STS-1 Line signal for bipolar pulses via the TTIP_n and TRING_n output signals. If the Transmit Section were to detect no bipolar for 128 consecutive bit-periods, then it will declare the Transmit DMO Alarm condition. This par- ticular alarm can be used to check for fault conditions on the Transmit Output Line Signal path. The Transmit Section will clear the Transmit DMO Alarm condition the instant that it detects some bipolar activity on the Transmit Output Line signal. 0 - Indicates that the Transmit Section of Channel_n is NOT currently declaring the Transmit DMO Alarm condi- tion. 1 - Indicates that the Transmit DMO Alarm condition.

TABLE 27: TRANSMIT CONTROL REGISTER - CHANNEL 0 ADDRESS LOCATION = 0x04

Channel 1 Address Location = 0x0C

Віт 7	Віт 6	Віт 5	Віт 4	Віт 3	Віт 2	Віт 1	Віт 0
Unu	ised	Internal Transmit Drive Monitor	Insert PRBS Error	Unused	TAOS	TxCLKINV	TxLEV
R/O	R/O	R/W	R/W	R/O	R/W	R/W	R/W
0	0	0	0	0	0	0	0
		X					

BIT NUMBER	NAME	СТүре	Default Value	DESCRIPTION
7 - 6	Unused	R/O	0	
5	Internal Transmit Drive Monitor			Internal Transmit Drive Monitor Enable - Channel_n: This READ/WRITE bit-field is used to configure the Trans- mit Section of Channel_n to either internally or externally monitor the TTIP_n and TRING_n output pins for bipolar pulses, in order to determine whether to declare the Trans- mit DMO Alarm condition. If the user configures the Transmit Section to externally monitor the TTIP_n and TRING_n output pins (for bipolar pulses) then the user must make sure that he/she has con- nected the MTIP_n and MRING_n input pins to their corre- sponding TTIP_n and TRING_n output pins (via a 274 ohm series resistor). If the user configures the Transmit Section to internally monitor the TTIP_n and TRING_n output pins (for bipolar pulses) then the user does NOT need to make sure that the MTIP_n and MRING_n input pins are connected to the TTIP_n and TRING_n output pins (via series resistors). This monitoring will be performed right at the TTIP_n and TRING_n output pads. 0 - Configures the Transmit Drive Monitor to externally monitor the TTIP_n and TRING_n output pins for bipolar pulses. 1 - Configures the Transmit Drive Monitor to internally monitor the TTIP_n and TRING_n output pins for bipolar pulses.

Bit Number	Nаме	Түре	DEFAULT VALUE	DESCRIPTION
4	Insert PRBS Error	R/W	0	Insert PRBS Error - Channel_n: A "0 to 1" transition within this bit-field configures the PRBS Generator (within the Transmit Section of Channel_n) to generate a single bit error within the out- bound PRBS pattern-stream.
				Notes:
				 This bit-field is only active if the PRBS Generator and Receiver have been enabled within the corresponding Channel.
	a the			 After writing the "1" into this register, the user must execute a write operation to clear this particular register bit to "0" in order to facilitate the next "0 to 1" transition in this bit-field.
3	Unused	R/O	0	
2	TAOS	R/W	0	Transmit All OneS Pattern - Channel_n: This READ/WRITE bit-field is used to command the Trans-
	ano	R/O R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W		mit Section of Channel_n to generate and transmit an unframed, All Ones pattern via the DS3, E3 or STS-1 line signal (to the remote terminal equipment).
		nayno	lon d	Whenever the user implements this configuration setting then the Transmit Section will ignore the data that it is accepting from the System-side equipment and overwrite this data with the "All Ones" Pattern.
		0,	6.00	0 - Configures the Transmit Section to transmit the data that it accepts from the System-side Interface.
			°o,	Configures the Transmit Section to generate and trans- mit the Unframed, All Ones pattern.
		·		Configures the Transmit Section to generate and transmit the Unframed, All Ones pattern.

REV. 1.0.4

THREE CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT WITH JITTER ATTENUATOR

XP EXAR

	TxCLKINV	R/W	0	 Transmit Clock Invert Select - Channel_n: This READ/WRITE bit-field is used to select the edge of the TxCLK_n input that the Transmit Section of Channel_n will use to sample the TPDATA_n and TNDATA_n input pins, as described below. O - Configures the Transmit Section (within the corresponding channel) to sample the TPDATA_n and TNDATA_n input pins upon the falling edge of TxCLK_n. 1 - Configures the Transmit Section (within the corresponding channel) to sample the TPDATA_n and TNDATA_n input pins upon the falling edge of TxCLK_n. 1 - Configures the Transmit Section (within the corresponding channel) to sample the TPDATA_n and TNDATA_n input pins upon the rising edge of TxCLK_n. Note: Whenever this configuration setting is
0		8		accomplished via the Host Mode, it is done on a per-channel basis.
	TxLEV	R/W heer are nd may n		 Transmit Line Build-Out Select - Channel_n: This READ/WRITE bit-field is used to either enable or disable the Transmit Line Build-Out (e.g., pulse-shaping) circuit within the corresponding channel. The user should set this bit-field to either "0" or to "1" based upon the following guidelines. 0 - If the cable length between the Transmit Output (of the corresponding Channel) and the DSX-3/STSX-1 location is 225 feet or less. 1 - If the cable length between the Transmit Output (of the corresponding Channel) and the DSX-3/STSX-1 location is 225 feet or more. The user must follow these guidelines in order to insure that the Transmit Section (of Channel_n) will always generate a DS3 pulse that complies with the Isolated Pulse Template requirements per Bellcore GR-499-CORE, or an STS-1 pulse that complies with the Pulse Template requirements per Telcordia GR-253-CORE. Note: This bit-field is ignored if the channel has been configured to operate in the E3 Mode.

 $\boldsymbol{\lambda}$

TABLE 28: RECEIVE CONTROL REGISTER - CHANNEL 0 ADDRESS LOCATION = 0x05

Channel 1 Address Location = 0x0D

Віт 7	Віт 6	Віт 5	Віт 4	Віт 3	Віт 2	Віт 1	Віт 0
Unu	ised	Disable DLOS Detector	Disable ALOS Detector	RxCLKINV	LOSMUT Enable	Receive Monitor Mode Enable	Receive Equalizer Enable
R/O	R/O	R/W	R/W	R/W	R/W	R/W	R/W
0	0	0	0	0	0	0	0

BIT NUMBER	NAME	Түре	DEFAULT VALUE	DESCRIPTION
7 - 6	Unused	R/O	0	
5	Disable DLOS	er are no		 Disable Digital LOS Detector - Channel_n: This READ/WRITE bit-field is used to either enable or disable the Digital LOS (Loss of Signal) Detector within Channel_n, as described below. 0 - Enables the Digital LOS Detector within Channel_n. Note: This is the default condition. 1 Disables the Digital LOS Detector within Channel_n. Note: This bit-field is only active if Channel_n has been configured to operate in the DS3 or STS-1 Modes.
4	Disable ALOS Detector	R/W	Orde	 Disable Analog LOS Detector - Channel_n: This READ/WRITE bit-field is used to either enable or disable the Analog LOS (Loss of Signal) Detector within Channel_n, as described below. 0 - Enables the Analog LOS Detector within Channel_n. Note: This is the default condition. 1 - Disables the Analog LOS Detector within Channel_n. Note: This bit-field is only active if Channel_n has been configured to operate in the DS3 or STS-1 Modes.
3	RxCLKINV	R/W	0	Receive Clock Invert Select - Channel_n: This READ/WRITE bit-field is used to select the edge of the RCLK_n output that the Receive Section of Channel_n will use to output the recovered data via the RPOS_n and RNEG_n output pins, as described below. 0 - Configures the Receive Section (within the correspond- ing channel) to output the recovered data via the RPOS_n and RNEG_n output pins upon the rising edge of RCLK_n. 1 - Configures the Receive Section (within the correspond- ing channel) to output the recovered data via the RPOS_n and RNEG_n output pins upon the rising edge of RCLK_n.

REV. 1.0.4

BIT NUMBER	ΝΑΜΕ	Түре	DEFAULT VALUE	DESCRIPTION
2	LOSMUT Enable	R/W	0	 Muting upon LOS Enable - Channel_n: This READ/WRITE bit-field is used to configure the Receive Section (within Channel_n) to automatically pull their corresponding Recovered Data Output pins (e.g., RPOS_n and RNEG_n) to GND anytime (and for the duration that) the Receive Section declares the LOS defect condition. In other words, this feature (if enabled) will cause the Receive Channel to automatically mute the Receive Section declares the LOS defect condition. 0 - Disables the Muting upon LOS feature. In this setting the Receive Section will NOT automatically mute the Recovered Data whenever it is declaring the LOS defect condition. 1 - Enables the Muting upon LOS feature. In this setting the Receive Section will automatically mute the Recovered Data whenever it is declaring the Receive Section will automatically mute the Recovered Data whenever it is declaring the LOS defect condition.
1	Receive Monitor Mode Enable			Receive Monitor Mode Enable - Channel_n: This READ/WRITE bit-field is used to configure the Receive Section of Channel_n to operate in the Receive Monitor Mode. If the user configures the Receive Section to operate in the Receive Monitor Mode, then it will be able to receive a nominal DSX-3/STSX-1 signal that has been attenuator by 20dB of flat loss along with 6dB of cable loss, in an error- tree manner, and without declaring the LOS defect condition. 0 - Configures the corresponding channel to operate in the Normal Mode. 1 Configure the corresponding channel to operate in the Receive Monitor Mode.
0	Receive Equalizer Enable	R/W	0	 Receive Equalizer Enable - Channel_n: This READ/WRITE register bit is used to either enable or disable the Receive Equalizer block within the Receive Section of Channel_n, as listed below. 0 - Disables the Receive Equalizer within the corresponding channel. 1 - Enables the Receive Equalizer within the corresponding channel. Note: For virtually all applications, we recommend that the user set this bit-field to "1" (for all three channels) and enable the Receive Equalizer.

TABLE 29: CHANNEL CONTROL REGISTER - CHANNEL 0 ADDRESS LOCATION = 0x06

Channel 1 Address Location = 0x0E

Віт 7	Віт 6	Віт 5	Віт 4	Віт 3	Віт 2	Віт 1	Віт 0
Unu	ised	PRBS Enable Ch_n	RLB_n	LLB_n	E3_n	STS-1/DS3_n	SR/DR_n
R/O	R/O	R/W	R/W	R/W	R/W	R/W	R/W
0	0	0	0	0	0	0	0

BIT NUMBER	NAME	Түре	DEFAULT VALUE	DESCRIPTION
7 - 6	Unused	R/O	0	
5	PRBS Enable	R/O R/W		 0 - Disables both the PRBS Generator and PRBS Receiver within the corresponding channel. 1 - Enables both the PRBS Generator and PRBS Receiver within the corresponding channel. <i>Notes:</i> To check and monitor PRBS Bit Errors, Bit 0 (SR/DR_n) within this register Must be set to "0". This step will configure the RNEG_n/LCV_n output pin to function as the PRBS Error Indicator. In this case, external glue logic will be needed to monitor and count the number of PRBS Bit Errors that are detected by the PRBS Receiver. If the user enables the PRBS Generator and PRBS Receiver, then the Channel will ignore the data that is being accepted from the System-side Equipment (via the TPDATA_n and TNDATA_n input pins) and will overwrite this outbound data with the PRBS Pattern. Use of the PRBS Generator and Receiver is only
				3. Use of the PRBS Generator and Receiver is only available through the Host Mode.

REV. 1.0.4

THREE CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT WITH JITTER ATTENUATOR

XPEXAR

BIT NUMBER	NAME	Түре	DEFAULT VALUE			DESCRIPTION		
4	RLB_n	R/W	0	This READ LLB_n bit-1 the XRT75 The relatio correspond	0/WRITE bit- field is used L03) into va nship betwe	LB Bit - Channel_n: -field along with the corresponding to configure a given channel (within rious loop-back modes. een the settings for this input pin, the bit-field and the resulting Loop-back ow.		
				LLB_n	RLB_n	Loop-back Mode		
	>			0	0	Normal (No Loop-back) Mode		
	a l			0	1	Remote Loop-back Mode		
	YOX.	She Drodu	D _p	D	DA	1	0	Analog Local Loop-back Mode
			•	1	1	Digital Local Loop-back Mode		
3	LLB_n	RW 0 Loop-Back Select - LLB Bit-field - Channel_n: Please see the description (above) for RLB_n.						
2	E3_n	R/W 0 E3 Mode Select - Channel_n: This READ/WRITE bit-field, along with Bit 1 (STS-1/ DS3_n) within this particular register, is used to configur given channel (of the XRT75L03) into either the DS3, EC STS-1 Modes, as depicted below. 0 - Configures Channel_n to operate in either the DS3 STS-1 Modes, depending upon the state of Bit 1 (STS- DS3_n) within this same register. 1 - Configures Channel_n to operate in the E3 Mode.			-field, along with Bit 1 (STS-1/ icular register, is used to configure a (RT75L03) into either the DS3, E3 or cted below.			
				eq	OBS)	In to operate in the E3 Mode.		

BIT NUMBER	NAME	Түре	DEFAULT VALUE	DESCRIPTION
1	STS-1/DS3_n	R/W	0	 STS-1/DS3 Mode Select - Channel_n: This READ/WRITE bit-field, along with Bit 2 (E3_n) is used to configure a given channel (within the XRT75L03) into either the DS3, E3 or STS-1 Modes. 0 - Configures Channel_n to operate in the DS3 Mode (provided by Bit 2 [E3_n], within this same register) has been set to "0"). 1 - Configures Channel_n to operate in the STS-1 Mode (provided that Bit 2 [E3_n], within the same register) has been set to "0". Note: This bit-field is ignored if Bit 2 (E3_n) has been set to "1". In this case, Channel_n will be configured to operate in the E3 Mode.
0	SR/DR n	R/W		 Single-Rail/Dual-Rail Select - Channel_n: This READ/WRITE bit-field is used to configure Channel_n to operate in either the Single-Rail or Dual-Rail Mode. If the user configures the Channel to operate in the Single-Rail Mode, then all of the following will happen. The B3ZS/HDB3 Encoder and Decoder blocks (within Channel_n) will be enabled. The Transmit Section of Channel_n will accept all of the outbound data (from the System-side Equipment) via the TPDATA_n (or TxDATA_n) input pin. The Receive Section of each channel will output all of the recovered data (to the System-side Equipment) via the RPOS_n output pin. The corresponding RNEG_n/LCV_n output pin will now function as the LCV (Line Code Violation or Excessive Zero Event) indicator output pin for Channel_n. If the user configures Channel_n to operate in the Dual-Rail Mode, then all of the following will happen. The Transmit Section of Channel_n will be configured to accept positive-polarity data via the TPDATA_n input pin and negative-polarity data via the TNDATA_n input pin. The Receive Section of Channel_n will puse the RPOS_n output pin "High" (for one period of RCLK_n) for each time a positive-polarity pulse is received via the RTIP_n/RRING_n input pins. Likewise, the Receive Section of each channel will also pulse the RNEG_n output pins. Configures Channel_n to operate in the Dual-Rail Mode.

TABLE 30: JITTER ATTENUATOR CONTROL REGISTER - CHANNEL 0 ADDRESS LOCATION = 0x07

Channel 1 Address Location = 0x0F

Віт 7	Віт 6	Віт 5	Віт 4	Віт 3	Віт 2	Віт 1	Віт 0
	Unused			JA RESET Ch_n	JA1 Ch_n	JA in Tx Path Ch_n	JA0 Ch_n
R/O	R/O	R/O	R/W	R/W	R/W	R/W	R/W
0	0	0	0	0	0	0	0

BIT NUMBER	Nаме	Түре	Default Value	DESCRIPTION			
7 - 4	Unused	R/O	0				
3	JA RESET Ch_n	R/O h R/W/U h a h a h		 Jitter Attenuator RESET - Channel_n: Writing a "0 to 1" transition within this bit-field will configure the Jitter Attenuator (within Channel_n) to execute a RESET operation. Whenever the user executes a RESET operation, then all of the following will occur. The READ and WRITE pointers (within the Jitter Attenuator FIFO) will be reset to their default values. The contents of the Jitter Attenuator FIFO will be flushed. Note: The user must follow up any "0 to 1" transition with the appropriate write operate to set this bit-field back to "0" in order to resume normal operation with the Jitter Attenuator. 			
2	JA1 Ch_n	R/W	0	Jitter Attenuator Configuration Select Input - Bit 1: This READ/WRITE bit-field, along with Bit 0 (JA0 Ch_n) is used to do any of the following. • To enable or disable the Jitter Attenuator corresponding to Channel_n. • To select the FIFO Depth for the Jitter Attenuator within Channel_n. The relationship between the settings of these two bit-fields and the Enable/Disable States, and FIFO Depths is presented below. JA0 JA1 Jitter Attenuator Mode 0 0 FIFO Depth = 16 bits 1 0 Disabled			

THREE CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT WITH JITTER ATTENUATOR

BIT NUMBER	NAME	Түре	Default Value	DESCRIPTION
1	JA in Tx Path Ch_n	R/W	0	 Jitter Attenuator in Transmit/Receive Path Select Bit: This input pin is used to configure the Jitter Attenuator (within Channel_n) to operate in either the Transmit or Receive path, as described below. 0 - Configures the Jitter Attenuator (within Channel_n) to operate in the Receive Path. 1 - Configures the Jitter Attenuator (within Channel_n) to operate in the Transmit Path.
0	JA0 Ch_n	R/W	0	Jitter Attenuator Configuration Select Input - Bit 0: Please see the description for Bit 2 (JA1 Ch_n).

8.0 DIAGNOSTIC FEATURES:

8.1 PRBS Generator and Detector:


The XRT75L03 contains an on-chip Pseudo Random Binary Sequence (PRBS) generator and detector for diagnostic purpose. This feature is only available in Host mode. With the PRBSEN_n bit = "1", the transmitter will send out PRBS of 2^{23} -1 in E3 rate or 2^{15} -1 in STS-1/DS3 rate. At the same time, the receiver PRBS detector is also enabled. When the correct PRBS pattern is detected by the receiver, the RNEG/LCV pin will go "Low" to indicate PRBS synchronization has been achieved. When the PRBS detector is not in sync the PRBSLS bit will be set to "1" and RNEG/LCV pin will go "High".

With the PRBS mode enabled, the user can also insert a single bit error by toggling "INSPRBS" bit. This is done by writing a "1" to INSPRBS bit. The receiver at RNEG/LCV pin will pulse "High" for one RxClk cycle for every bit error detected. Any subsequent single bit error insertion must be done by first writing a "0" to INSPRBS bit and followed by a "1".

Figure 25 shows the status of RNEG/LCV pin when the XRT75L03 is configured in PRBS mode.

NOTE: In PRBS mode, the device is forced to operate in Single-Rail Mode.

FIGURE 25. PRBS MODE



8.2 LOOPBACKS:

The XRT75L03 offers three loopback modes for diagnostic purposes. In Hardware mode, the loopback modes are selected via the RLB_n and LLB_n pins. In Host mode, the RLB_n and LLB_n bits n the Channel control registers select the loopback modes.

8.2.1 ANALOG LOOPBACK:

In this mode, the transmitter outputs (TTIP_n and TRING_n) are connected internally to the receiver inputs (RTIP_n and RRING_n) as shown in Figure 26. Data and clock are output at RCLK_n, RPOS_n and RNEG_n pins for the corresponding transceiver. Analog loopback exercises most of the functional blocks of the device including the jitter attenuator which can be selected in either the transmit or receive path.

XRT75L03 can be configured in Analog Loopback either in Hardware mode via the LLB_n and RLB_n pins or in Host mode via LLB_n and RLB_n bits in the channel control registers.

Notes:

- 1. In the Analog loopback mode, data is also output via TTIP_n and TRING_n pins.
- 2. Signals on the RTIP_n and RRING_n pins are ignored during analog loopback.





FIGURE 26. ANALOG LOOPBACK

THREE CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT WITH JITTER ATTENUATOR

8.2.2 DIGITAL LOOPBACK:

The Digital Loopback function is available either in Hardware mode or Host mode. When the Digital Loopback is selected, the transmit clock (TxClk_n) and transmit data inputs (TPDATA_n & TNDATA_n) are looped back and output onto the RxClk_n, RPOS_n and RNEG_n pins as shown in Figure 27.

FIGURE 27. DIGITAL LOOPBACK





8.2.3 **REMOTE LOOPBACK**:

With Remote loopback activated as shown in Figure 28, the receive data on RTIP and RRING is looped back after the jitter attenuator (if selected in receive or transmit path) to the transmit path using RxClk as transmit timing. The receive data is also output via the RPOS and RNEG pins.

During the remote loopback mode, if the jitter attenuator is selected in the transmit path, the receive data after the Clock and Data Recovery Block is looped back to the transmit path and passed through the jitter attenuator using RxClk as the transmit timing.

Note: Input signals on TxClk, TPDATA and TNDATA are ignored during Remote loopback.





XRT75L03XR EXARRev. 1.0.4THREE CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT WITH JITTER ATTENUATOR

8.3 TRANSMIT ALL ONES (TAOS):

Transmit All Ones (TAOS) can be set either in Hardware mode by pulling the TAOS_n pins "High" or in Host mode by setting the TAOS_n control bits to "1" in the Channel control registers. When the TAOS is set, the Transmit Section generates and transmits a continuous AMI all "1's" pattern on TTIP_n and TRING_n pins. The frequency of this "1's" pattern is determined by TClk_n.TAOS data path is shown in Figure 29. TAOS does not operate in Analog loopback or Remote loopback modes. It will function in Digital loopback mode.





FIGURE 29. TRANSMIT ALL ONES (TAOS)

ORDERING INFORMATION


PART NUMBER	Package	OPERATING TEMPERATURE RANGE
XRT75L03IV	14 x 20 mm 128 Pin LQFP	- 40°C to + 85°C

PACKAGE DIMENSIONS - 14X20 MM, 128 PIN PACKAGE



REVISIONS

REVISION	DATE	Сомментя
P1.0.2		Renamed the pins DJA and FSS. Included the Clock out and Clock enable function for the Sin- gle Frequency Mode.
P1.0.3		Changed the TxON pin from internal pull down to pull up.Changed the operation of TxON in Host Mode.Included internal monitoring feature.
P1.0.4		LOSMUT bit operation description was changed.
1.0.0	05/03	Final version with all the TBD filled in.
1.0.1	05/03	Major revisions to pin list descriptions and registers. Changes to some electrical specs.
1.0.2	05/03	Changed TxON pin in numerical pin list to, internally pulled "High".
1.0.3	06/03	In B3ZS/HDB3 Decoder section change NOTE to Dual-Rail mode. Reformat section numbers. Change Evaluation Board Schematics in Appendix.
1.0.4	07/03	Update figures, Edit Features, 5V tolerant digital inputs. Edit Applications: remove De-sync. Edit Pinlist: loopback mode table, RXA and RXB to 3.01K. Edit Interference margin test set ups. E3 LOS condition change from 175 <u>+</u> 75 to 10 to 255 consecutive pulse periods. TXON in registers pulled "High", TAOS section added text. Removed Evaluation Schematic.



EXAR Corporation reserves the right to make changes to the products contained in this publication in order to improve design, performance or reliability. EXAR Corporation assumes no responsibility for the use of any circuits described herein, conveys no license under any patent or other right, and makes no representation that the circuits are free of patent infringement. Charts and schedules contained here in are only for illustration purposes and may vary depending upon a user's specific application. While the information in this publication has been carefully checked; no responsibility, however, is assumed for inaccuracies.

EXAR Corporation does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications unless EXAR Corporation receives, in writing, assurances to its satisfaction that: (a) the risk of injury or damage has been minimized; (b) the user assumes all such risks; (c) potential liability of EXAR Corporation is adequately protected under the circumstances.

Copyright 2003 EXAR Corporation

Datasheet June 2003.

Reproduction, in part or whole, without the prior written consent of EXAR Corporation is prohibited.