



# MxL86282C

Ethernet Switch

## 10-Port Ethernet Switch with Eight 2.5 Gigabit PHYs and Two 10 Gigabit SerDes

MxL86282C

This document contains preliminary information and is not released.

Technical specifications are subject to change without notice.

**Ending Validity Date:** 2024-04-26 or with the official document release

## Preliminary Data Sheet

MaxLinear Confidential

Revision 1.3, 2023-11-22

Reference ID 620798

## Legal Notice

The content of this document is furnished for informational use only, is subject to change without notice, and should not be construed as a commitment by MaxLinear, Inc. MaxLinear, Inc. assumes no responsibility or liability for any errors or inaccuracies that may appear in the informational content contained in this document. Complying with all applicable copyright laws is the responsibility of the user. Without limiting the rights under copyright, no part of this document may be reproduced into, stored in, or introduced into a retrieval system, or transmitted in any form or by any means (electronic, mechanical, photocopying, recording, or otherwise), or for any purpose, without the express written permission of MaxLinear, Inc.

EXCEPT AS OTHERWISE PROVIDED EXPRESSLY IN WRITING BY MAXLINEAR, AND TO THE MAXIMUM EXTENT PERMITTED BY LAW: (A) THE MAXLINEAR PRODUCTS ARE PROVIDED ON AN "AS IS" BASIS WITHOUT REPRESENTATIONS OR WARRANTIES OF ANY KIND, INCLUDING WITHOUT LIMITATION ANY IMPLIED OR STATUTORY WARRANTIES AND ANY WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, NON-INFRINGEMENT, OR TITLE; AND (B) MAXLINEAR DOES NOT GUARANTEE THAT THE PRODUCTS WILL BE FREE OF ERRORS OR DEFECTS. MAXLINEAR PRODUCTS SHOULD NOT BE USED IN ANY EMERGENCY, SECURITY, MILITARY, LIFE-SAVING, OR OTHER CRITICAL USE CASE WHERE A FAILURE OR MALFUNCTION COULD CAUSE PERSONAL INJURY OR DEATH, OR DAMAGE TO OR LOSS OF PROPERTY. USERS ASSUME ALL RISK FOR USING THE MAXLINEAR PRODUCTS IN SUCH USE CASE. CUSTOMERS AND USERS ARE SOLELY RESPONSIBLE FOR USING THEIR OWN SKILL AND JUDGMENT TO DETERMINE WHETHER MAXLINEAR PRODUCTS ARE SUITABLE FOR THE INTENDED USE CASE.

MaxLinear, Inc. may have patents, patent applications, trademarks, copyrights, or other intellectual property rights covering subject matter in this document. Except as expressly provided in any written license agreement from MaxLinear, Inc., the furnishing of this document does not give you any license to these patents, trademarks, copyrights, or other intellectual property.

MaxLinear, the MaxLinear logo, any other MaxLinear trademarks (including but not limited to MxL, Full-Spectrum Capture, FSC, AirPHY, Puma, AnyWAN, VectorBoost, MXL WARE, and Panther), and the MaxLinear logo on the products sold are all property of MaxLinear, Inc. or one of MaxLinear's subsidiaries in the U.S.A. and other countries. All rights reserved.

All third-party products, company names and logos are trademarks™ or registered® trademarks and remain the property of their respective holders/owners. Use of such marks does not imply any affiliation with, sponsorship or endorsement by the owners/holders of such trademarks. All references by MaxLinear to third party trademarks are intended to constitute nominative fair use under applicable trademark laws.

The URLs provided are for informational purposes only; they do not constitute an endorsement or an approval by MaxLinear of any of the products or services of the corporation or organization or individual. MaxLinear bears no responsibility for the accuracy, legality or content of the external site or for that of subsequent links. Contact the external site for answers to questions regarding its content.

© 2023 MaxLinear, Inc. All rights reserved.

MaxLinear, Inc.  
5966 La Place Court, Suite 100  
Carlsbad, CA 92008  
Tel.: +1 (760) 692-0711  
Fax: +1 (760) 444-8598  
[www.maxlinear.com](http://www.maxlinear.com)

## Revision History

**Current:** Revision 1.3, 2023-11-22

**Previous:** Revision 1.2, 2023-09-13

Page	Major changes since previous revision
All	Removed WSP, PTP, PPS, SyncE and related descriptions from the document.
14	<b>Section 1.1 Communication Interfaces:</b> Added SerDes PHY specification references.
15	<b>Section 1.1 Clocking, Timing Features:</b> Added 156.25 MHz to output reference clock.
15	<b>Section 1.1 Ethernet MACs:</b> Removed Pseudo MAC.
17	<b>Section 1.2 Applications:</b> Updated description of supported applications and removed web-smart application.
23	<b>Table 4 Ethernet Twisted Pair Interface Signals:</b> <ul style="list-style-type: none"> <li>Renamed Ethernet Media to Ethernet Twisted Pair.</li> <li>Renamed Ethernet Port Calibration to Ethernet Port Test Point.</li> <li>Added comment that unused TPI signals must be unconnected.</li> </ul>
32	<b>Table 10 LED and Debug Interface Signals:</b> Added note that there is no requirement for external pull-up on TDI, TMS and TDO.
39	<b>Table 11 Miscellaneous Signals:</b> <ul style="list-style-type: none"> <li>Removed 156.25 MHz clock input.</li> <li>Removed hardware UART</li> </ul>
47	<b>Section 3.1.2 Clock:</b> Added 156.25 MHz output CML clock.
53	<b>Section 3.5.1 Supported Flash Memory Devices:</b> Added description.
58	<b>Section 3.7.7 RJ45 Tab Up or Tab Down Configuration:</b> Updated description and figure.
63	<b>Section 3.9.3 LED Brightness Control:</b> Updated description.
65	<b>Section 3.10.6 Low-Power State:</b> Updated list of persistent MDIO registers for Low Power.
71	<b>Section 3.11 Field Firmware Upgrade:</b> Updated descriptions.
77	<b>Chapter 5 PHY MDIO Registers Detailed Description:</b> Added ROLL and ROLH symbols.
78	<b>Chapter 5.1 Standard Management Registers:</b> Updated reset values of <b>Auto-Negotiation Advertisement (Register 0.4)</b> and <b>Auto-Negotiation Link Partner Ability (Register 0.5)</b> .
101	<b>Chapter 5.2 PHY-specific Management Registers.</b> <ul style="list-style-type: none"> <li>Changed reset value of <b>Physical Layer Status 1 (Register 0.17)</b></li> <li>Updated descriptions of <b>SEL</b> in <b>Error Counter (Register 0.21)</b></li> <li>Removed <b>INV</b> in <b>LED Control Register (Register 0.27)</b></li> <li>Updated <b>Test-Packet Generator Control (Register 0.28)</b> and <b>Test-Packet Generator Data (Register 0.29)</b></li> </ul>
184	<b>Chapter 6.3 Standard Auto-Negotiation Registers for MMD=0x07:</b> Updated reset values of <b>ANEG Adv. for GPHY (Register 7.16)</b> and <b>AN Link Partner Base Page Ability (Register 7.19)</b> .
213	<b>Chapter 6.4 Vendor Specific 1 Device Registers.</b> <ul style="list-style-type: none"> <li>Updated <b>Packet Manager Control (Register 30.12)</b></li> <li>Updated <b>VSPEC1 Interrupt Mask Register (Register 30.17)</b></li> <li>Updated <b>VSPEC1 Interrupt Status Register (Register 30.18)</b></li> </ul>
241	<b>Section 7.3 Typical Power Consumption:</b> Updated power consumption numbers.
241	<b>Section 7.4 Maximum Thermal Design Power:</b> Updated power number.
241	<b>Section 7.5 Maximum Current:</b> Updated maximum current.

## Revision History

**Current:** Revision 1.3, 2023-11-22

**Previous:** Revision 1.2, 2023-09-13

<b>245</b>	<b>Section 7.7.1 Power Up Sequence:</b> Updated power up sequence requirement.
<b>247</b>	<b>Section 7.7.3 Power Supply Rail Requirements:</b> Updated ripple requirement.
<b>251</b>	<b>Table 47 Timing Characteristics of the MDIO Master Interface:</b> Updated master MDIO timing.
<b>252</b>	<b>Table 48 QSPI Interface Timing Parameters:</b> Updated QSPI timing.
<b>256</b>	<b>Section 7.7.10 Differential Reference Clock Interface:</b> Added descriptions.
<b>258</b>	<b>Table 56 Electrical Characteristics for Common-Mode Rejection and Termination Circuitry:</b> Updated Note / Test Condition.
<b>261</b>	<b>Table 59 JEDEC Thermal Resistance Package Parameter - Compact 2-R Model Network:</b> Updated thermal resistance parameter.
<b>261</b>	<b>Table 60 Stress Force Package Parameter:</b> Added force and pressure parameter.
<b>263</b>	<b>Table 61 Product and Package Naming:</b> Updated Device Revision Number and PHY Identifier.

## Third-Party Trademark and Registered Trademark Declarations

ANSI®	"ANSI", the ANSI logo, and numerous other identifiers containing "ANSI" are registered trademarks, service marks, and accreditation marks of the American National Standards Institute (ANSI).
ARC®	ARC is a registered trademark of Synopsys, Inc. in the U.S. and/or other countries.
Cisco®	Cisco is a registered trademark or trademark of Cisco Systems, Inc. and/or its affiliates in the United States and certain other countries. A list of other Cisco marks is available at <a href="https://www.cisco.com/c/en/us/about/legal/trademarks.html">https://www.cisco.com/c/en/us/about/legal/trademarks.html</a> .
IEEE®	"IEEE", the IEEE logo, and other IEEE logos and titles are registered trademarks or service marks of The Institute of Electrical and Electronics Engineers, Incorporated.
IEEE 802.1™	IEEE 802.1 is a trademark of The Institute of Electrical and Electronics Engineers, Incorporated.
IEEE 802.3™	IEEE 802.3 is a trademark of The Institute of Electrical and Electronics Engineers, Incorporated.
ITU-T®	ITU-T is a registered trademark of the ITU, a specialized agency of the United Nations.
JEDEC®	JEDEC is a registered trademark of the JEDEC Solid State Technology Association.
NXP®	NXP is a trademark of NXP B.V.

All other trademarks or registered trademarks are the property of their respective holders/owners.

## Table of Contents

	<b>Table of Contents</b>	6
	<b>List of Figures</b>	9
	<b>List of Tables</b>	10
	<b>Preface</b>	12
<b>1</b>	<b>Product Overview</b>	13
1.1	Features	14
1.2	Applications	17
1.3	Block Diagram	18
<b>2</b>	<b>External Signals</b>	19
2.1	Logic Symbol	19
2.2	External Signal Description	20
2.2.1	Ball Diagram	20
2.2.2	Abbreviations	22
2.2.3	Input/Output Signals	23
2.2.3.1	Ethernet Twisted Pair Interface	23
2.2.3.2	USXGMII Interface	25
2.2.3.3	MDIO Interface	26
2.2.3.4	QSPI Interface	28
2.2.3.5	I <sup>2</sup> C Interface	30
2.2.3.6	Reset Interface	31
2.2.3.7	LED/UART/JTAG Interface	32
2.2.3.8	Miscellaneous Signals	39
2.2.3.9	Power Supply for GPHY	42
2.2.3.10	Power Supply for USXGMII	44
2.2.3.11	Power Supply for TPI (AFE)	45
2.2.3.12	Ground	46
<b>3</b>	<b>Functional Description</b>	47
3.1	Power Supply, Clock, and Reset	47
3.1.1	Power Supply	47
3.1.2	Clock	47
3.1.3	Reset Generation	47
3.1.4	Power-On Sequence	47
3.1.5	Configuration by Pin Strapping	48
3.2	Configuration via MDIO Management Interface	50
3.3	MDIO Master Interface	51
3.4	I <sup>2</sup> C Master Interface	52
3.5	Quad Serial Peripheral Interface	53
3.5.1	Supported Flash Memory Devices	53
3.6	Switch Fabric Functional Description	54
3.6.1	Overview	54
3.6.1.1	Packet Flow	54
3.6.1.2	Switch Fabric Control	55
3.7	Ethernet PHY Interface	56
3.7.1	Twisted Pair Interface	56
3.7.2	Transformerless Ethernet	56
3.7.3	Auto-Negotiation	57

## Table of Contents

3.7.4	Auto-Downspeed	57
3.7.5	Polarity Reversal Correction	57
3.7.6	Auto-Crossover Correction	57
3.7.7	RJ45 Tab Up or Tab Down Configuration	58
3.7.8	Wake-on-LAN	59
3.8	Ethernet SerDes Interface	60
3.8.1	Ethernet SerDes Interface Configuration at Power On	60
3.9	LED Interface	61
3.9.1	LED	61
3.9.2	LED Configuration	61
3.9.3	LED Brightness Control	63
3.10	Power Management	64
3.10.1	Power States	64
3.10.2	RESET PWRUP	64
3.10.3	POWER DOWN State	64
3.10.4	SCAN (ANEG) State	65
3.10.5	PING (ANEG) State	65
3.10.6	Low-Power State	65
3.10.7	NORMAL State	69
3.10.8	Low Power IDLE State - Energy-Efficient Ethernet	70
3.11	Field Firmware Upgrade	71
<b>4</b>	<b>MDIO and MMD Register Interface Description</b>	<b>72</b>
4.1	MDIO-specific Terminology	72
4.2	Register Naming and Numbering	73
4.2.1	Register Numbering	73
4.2.2	Register Naming	73
4.2.3	Examples	73
4.3	MMD Devices Present in MxL86282	74
4.4	Responsibilities of the STA	75
4.5	MDIO Access Protocols to Read / Write Registers	76
<b>5</b>	<b>PHY MDIO Registers Detailed Description</b>	<b>77</b>
5.1	Standard Management Registers	78
5.1.1	Standard Management Register Descriptions	79
5.2	PHY-specific Management Registers	101
5.2.1	PHY-specific Management Register Descriptions	102
<b>6</b>	<b>PHY MMD Registers Detailed Description</b>	<b>122</b>
6.1	Standard PMAPMD Registers for MMD=0x01	123
6.1.1	PMAPMD Register Descriptions	125
6.2	Standard PCS Registers	164
6.2.1	PCS Register Descriptions	165
6.3	Standard Auto-Negotiation Registers for MMD=0x07	184
6.3.1	ANEG Register Descriptions	185
6.4	Vendor Specific 1 Device Registers	213
6.4.1	VSPEC1 Register Descriptions	214
6.5	Vendor Specific 2 Device Registers	230
6.5.1	VSPEC2 Register Descriptions	231
<b>7</b>	<b>Electrical Characteristics</b>	<b>238</b>
7.1	Absolute Maximum Ratings	238
7.2	Operating Range	240
7.3	Typical Power Consumption	241

### Table of Contents

7.4	Maximum Thermal Design Power	241
7.5	Maximum Current	241
7.6	DC Characteristics	243
7.6.1	Digital Interfaces	243
7.6.2	Twisted Pair Interface	243
7.6.3	Built-in Temperature Sensor	244
7.7	AC Characteristics	245
7.7.1	Power Up Sequence	245
7.7.2	Input Clock	247
7.7.3	Power Supply Rail Requirements	247
7.7.3.1	V <sub>P</sub> AC and DC Power Supply Recommendations	248
7.7.3.2	V <sub>PH</sub> AC and DC Power Supply Recommendations	249
7.7.4	MDIO Slave Interface	250
7.7.5	MDIO Master Interface	251
7.7.6	Quad Serial Peripheral Interface (QSPI)	252
7.7.7	I <sup>2</sup> C Interface	253
7.7.8	JTAG Interface	254
7.7.9	USXGMII Interface Characteristics	255
7.7.9.1	USXGMII Transmit Characteristics	255
7.7.9.2	USXGMII Receive Characteristics	255
7.7.10	Differential Reference Clock Interface	256
7.7.11	Crystal Specification	257
7.8	External Circuitry	258
7.8.1	Twisted-Pair Common-Mode Rejection and Termination Circuitry	258
7.8.2	Transformer (Magnetics)	259
7.8.3	RJ45 Plug	260
<b>8</b>	<b>Package Outline</b>	<b>261</b>
<b>9</b>	<b>Product Ordering Information</b>	<b>263</b>
	<b>Literature References</b>	<b>264</b>
	<b>Standards References</b>	<b>264</b>
	<b>Terminology</b>	<b>265</b>

## List of Figures

Figure 1	MxL86282C Block Diagram . . . . .	18
Figure 2	MxL86282C External Signal Overview . . . . .	19
Figure 3	Ball Diagram for PG-FCLBGA-277 (Top View). . . . .	21
Figure 4	MDIO Access Timing . . . . .	50
Figure 5	Packet Flow Diagram . . . . .	54
Figure 6	Twisted-Pair Interface of MxL86282 Including Transformer and RJ45 Plug . . . . .	56
Figure 7	External Circuitry for the Transformerless Ethernet Application. . . . .	56
Figure 8	RJ45 Tab Up or Tab Down Configuration. . . . .	58
Figure 9	WoL Application Block Diagram . . . . .	59
Figure 10	LED Connection Options to Ground or Power Supply . . . . .	61
Figure 11	Connection of a Dual Color LED and Configuring Pin Strap Value . . . . .	62
Figure 12	Connection of a Single Color LED and Configuring Pin Strap Value . . . . .	62
Figure 13	LED Brightness Control by Controlling LED Output Enable/Disable . . . . .	63
Figure 14	State Diagram for Power Down State Management. . . . .	64
Figure 15	Low Power Sequence. . . . .	66
Figure 16	EEE Low Power Idle Sequence . . . . .	70
Figure 17	Input/Output Waveform for AC Tests . . . . .	245
Figure 18	Timing Diagram for the Reset Sequence . . . . .	246
Figure 19	DC and AC Characteristics for $V_P$ Supply. . . . .	248
Figure 20	DC and AC Characteristics for $V_{PH}$ Supply. . . . .	249
Figure 21	Timing Diagram for the MDIO Slave Interface . . . . .	250
Figure 22	Timing Diagram for the MDIO Master Interface . . . . .	251
Figure 23	QSPI Master Interface Timing . . . . .	252
Figure 24	I <sup>2</sup> C Timing. . . . .	253
Figure 25	Test Interface Timing . . . . .	254
Figure 26	Twisted Pair Common-Mode Rejection and Termination Circuitry. . . . .	258
Figure 27	Schematic of an Ethernet Transformer Device. . . . .	259
Figure 28	PG-FCLBGA-277 12 mm x 12 mm Package Outline . . . . .	262

## List of Tables

Table 1	Ball Diagram Color Codes	20
Table 2	Abbreviations for Pin Type	22
Table 3	Abbreviations for Buffer Type	22
Table 4	Ethernet Twisted Pair Interface Signals	23
Table 5	USXGMII Interface Signals	25
Table 6	MDIO Management Interface Signals	26
Table 7	QSPI Management Interface Signals	28
Table 8	I <sup>2</sup> C Management Interface Signals	30
Table 9	Reset Signals	31
Table 10	LED and Debug Interface Signals	32
Table 11	Miscellaneous Signals	39
Table 12	Power Supply Pins for GPHY	42
Table 13	Power Supply Pins for USXGMII	44
Table 14	Power Supply Pins for TPI (AFE)	45
Table 15	Ground Pins	46
Table 16	Pin Names Used for Pin Strapping	48
Table 17	Pin Strapping Configuration Description	48
Table 18	MDIO Ready Timing	50
Table 19	Supported Flash Memory Devices	53
Table 20	Flash command and timing	53
Table 21	Supported Twisted Pair Mappings on a Cat 5 or Better Cable	58
Table 22	Programming Sequence for the Wake-on-LAN Functionality	59
Table 23	Ethernet SerDes Interface Feature List	60
Table 24	Low Power State Entry and Exit Sequence	67
Table 25	MDIO/MMD Devices Present in MxL86282	74
Table 26	Register Access Type	77
Table 27	Registers Overview- Standard Management Registers	78
Table 28	Registers Overview- PHY-specific Management Registers	101
Table 29	Register Access Type	122
Table 30	Registers Overview- Standard PMAPMD Registers	123
Table 31	Registers Overview- Standard PCS Registers	164
Table 32	Registers Overview- Standard Auto-Negotiation Registers	184
Table 33	Registers Overview- Vendor Specific 1 Device Registers	213
Table 34	Registers Overview- Vendor Specific 2 Device Registers	230
Table 35	Absolute Maximum Ratings	238
Table 36	Operating Range	240
Table 37	Typical Power Consumption	241
Table 38	Maximum Power Consumption	241
Table 39	Maximum Current Per Rail	242
Table 40	DC Characteristics of the GPIO Interfaces (VDDP = 3.3 V)	243
Table 41	DC Characteristics of the GPIO Interfaces (VDDP = 1.8 V)	243
Table 42	Temperature Sensor Characteristics	244
Table 43	Power Supply Timings	246
Table 44	AC Characteristics of Input Clock on XTAL1 Pin	247
Table 45	AC Characteristics of the Power Supply	247
Table 46	Timing Characteristics of the MDIO Slave Interface	250
Table 47	Timing Characteristics of the MDIO Master Interface	251
Table 48	QSPI Interface Timing Parameters	252
Table 49	I <sup>2</sup> C Timing	253

**List of Tables**

Table 50	Test Interface Clock	254
Table 51	JTAG Timing	254
Table 52	Transmit Characteristics of the USXGMII	255
Table 53	Receive Characteristics of the USXGMII	255
Table 54	Reference Clock Output Characteristics	256
Table 55	Specification of the Crystal	257
Table 56	Electrical Characteristics for Common-Mode Rejection and Termination Circuitry	258
Table 57	Electrical Characteristics for Supported Transformers (Magnetics)	259
Table 58	Electrical Characteristics for Supported RJ45 Plugs	260
Table 59	JEDEC Thermal Resistance Package Parameter - Compact 2-R Model Network	261
Table 60	Stress Force Package Parameter	261
Table 61	Product and Package Naming	263

## Preface

This Preliminary Data Sheet describes the features and system architecture of the Ethernet Switch MxL86282C, which is a 10-Port Ethernet Switch with Eight 2.5 Gigabit PHYs and Two 10 Gigabit SerDes.

This document uses this synonym to simplify matters:

### MxL86282

Synonym used for the Ethernet Switch MxL86282C

### Organization of this Document

- **Chapter 1, Product Overview**  
This chapter provides an overview of the MxL86282.
- **Chapter 2, External Signals**  
This chapter provides a pinout of the MxL86282 device package.
- **Chapter 3, Functional Description**  
This chapter provides the functional description for the MxL86282.
- **Chapter 4, MDIO and MMD Register Interface Description**  
This chapter describes the MDIO and MMD registers available to support the MxL86282 feature set.
- **Chapter 5, PHY MDIO Registers Detailed Description**  
This chapter describes the fields and reset values of the MDIO registers.
- **Chapter 6, PHY MMD Registers Detailed Description**  
This chapter describes the fields and reset values of the MMD registers.
- **Chapter 7, Electrical Characteristics**  
This chapter provides the electrical characteristics for the MxL86282.
- **Chapter 8, Package Outline**  
This chapter provides a package outline for the MxL86282.
- **Chapter 9, Product Ordering Information**  
This chapter provides the product ordering details for the MxL86282.
- **Standards References**

**Attention:** *This document contains preliminary information and is not released.  
Technical specifications are subject to change without notice.  
Ending Validity Date: 2024-04-26 or with the official document release*

## 1 Product Overview

The MxL86282 device is a highly integrated, low power, non-blocking multi-port Gigabit Ethernet Switch with two 10G Ethernet SerDes interfaces. It offers a cost-optimized solution well-suited for routers, switches, and home gateways. The MxL86282 has eight integrated Ethernet BASE-T PHYs which support four data rates: 2500, 1000, 100, and 10 Mbps.

On the Ethernet Twisted Pair Interface (TPI), the MxL86282 is compliant with the standards from IEEE 802.3 referenced in [4]:

- 2.5GBASE-T (IEEE 802.3 Clause 126, NBASE-T)
- 1000BASE-T (IEEE 802.3 Clause 40)
- 100BASE-TX (IEEE 802.3 Clause 25)
- 10BASE-T<sub>e</sub> (IEEE 802.3 Clause 14)

This interface supports the Energy-Efficient Ethernet (EEE) feature to reduce idle mode power consumption. Power saving at the system level is also possible with the wake-on-LAN feature. A low-EMI line driver with integrated termination facilitates the PCB design.

The two SerDes ports of the MxL86282 support up to 10 Gbps USXGMII [7] or XFI interface to connect to an external PHY, SFP, or the MAC of an external chip.

With reference to the Open System Interconnection (OSI) model, the MxL86282 implements a layer 1 physical media access device, a layer 2 switch, and an MDIO management interface.

The MxL86282 provides two Ethernet SerDes data interfaces, each configurable as single port 10G/5G/2.5G-USXGMII, SGMII+, SGMII, XFI/SFI/10G-KR, 5G-KR, 2500BASE-X, and 1000BASE-X to connect these options:

- SoC with single-port 10G USXGMII interface using an MDIO slave interface for management
- SFP cage with single-port 10G XFI interface using an I<sup>2</sup>C master interface for management
- 10G PHY with single-port 10G USXGMII interface using an MDIO master interface for management

Up to 1 MB embedded packet storage SRAM is integrated and 10 KB jumbo frames are supported. The MxL86282 integrates a 1K entry VLAN table for 802.1Q port-based, tag-based, and protocol-based VLAN operation. It also supports double VLAN tagging, insertion, removal, and translation. The MxL86282 features 16K VLAN-aware MAC addresses with 4-way hashing algorithm for address searching, auto-learning, and auto-aging.

A programmable packet parser and a powerful classification engine allow future-proof designs that enable various data traffic types. The MxL86282 supports IPv4 and IPv6 multicast forwarding, including IGMPv1/IGMPv2/IGMPv3 and MLDv1/MLDv2 snooping.

The MxL86282 features an advanced QoS architecture which prioritizes switch traffic for different classes of applications based on multiple fields of the packet. Multiple queues per port with strict or deficit weighted round robin scheduling and rate shaping are supported. It is possible to remark VLAN PCP and IP DSCP.

The MxL86282 supports a standard MDIO management interface as defined in IEEE 802.3 Clause 22 and Clause 45 [4]. The MDIO serial interface is operable with a clock running up to 25 MHz. It allows a management entity (the external chip implementing the MAC) to access standard MDIO/MMD registers to control the MxL86282's behavior, or to read the link status. The MxL86282 is also configurable via pin strapping.

The MxL86282 is capable of driving up to 24 LEDs (three per BASE-T port). Each LED is independently programmable to indicate the link speed and traffic activities. Several indication schemes are selectable.

External supplies of 0.8 V, 1.2 V, 1.8 V, and 3.3 V are required to power the MxL86282 device.

The MxL86282 uses a ball grid array package (type BGA 18 x18 matrix, size 12 mm x 12 mm).

## 1.1 Features

This section provides an overview of the features supported by the MxL86282.

### Communication Interfaces

- The eight Ethernet BASE-T interfaces support:
  - Ethernet modes and standards  
2.5GBASE-T (IEEE 802.3, NBASE-T), 1000BASE-T (IEEE 802.3), 100BASE-TX (IEEE 802.3), and 10BASE-T<sub>e</sub> (IEEE 802.3)
  - Ethernet twisted pair copper cable of category Cat5 or higher
  - Low EMI voltage mode line driver with integrated termination resistors
  - Transformerless Ethernet for backplane applications
  - Auto-Negotiation (ANEG) with extended next page support
  - Auto-MDIX and polarity correction
  - Auto-Downspeed (ADS)
  - 100BASE-TX EEE, 1000BASE-T EEE, 2.5GBASE-T EEE, and power down mode
  - Cable diagnostics: cable open/short detection and cable length estimation
  - Wake-on-LAN (WoL)
  - Jumbo frames of up to 10 KB
- Two Ethernet SerDes interfaces, where each interface supports:
  - 10G/5G/2.5G-USXGMII, SGMII+, SGMII, XFI/SFI, 10G-KR, 5G-KR, 2500BASE-X, and 1000BASE-X
  - IEEE 802.3-2012, IEEE 10GBASE-KR (10.3125 Gbps) Physical Layer electrical specifications
  - The PHY complies with all of the required features specified in Cisco USXGMII Multiport Copper PHY Specification [8] and Cisco USXGMII Single-port Copper PHY Specification [9]
  - Back channel equalization, auto-negotiation, Forward Error Correction (FEC)
  - Clock and Data Recovery (CDR), no clock forwarding required
  - Clause 73 backplane auto-negotiation
  - Clause 37 auto-negotiation in SGMII and USXGMII modes
  - Clause 72 for 10G-base (K)R training
  - Packet Control Header (PCH) over Preamble in USXGMII mode
- The management interface supports the communication between the Station Manager (STA, per IEEE 802.3) and the MxL86282 using:
  - A Management Data Input/Output (MDIO) slave interface providing access to the standard registers in the MMD
  - An MDIO interface clock of up to 25 MHz
  - 3 MDIO message frame types as described in IEEE 802.3: Clause 22, Clause 22 Extended, and Clause 45 [4]
- The MDIO master interface controlling external devices supports:
  - Both clause 22 and clause 45
  - Automatic scanning of link status change of external devices. The MDIO addresses of the external devices are programmable.
  - The MxL86282 is able to access the external devices via an MDIO interface.
  - An MDIO interface clock of up to 50 MHz
- The Quad SPI master interface connecting to serial external Quad-SPI flash memory supports:
  - Programmable interface clock: maximum 101 MHz
  - Internal PHY firmware code access from external Quad-SPI flash memory
  - Write access to the Quad-SPI flash memory
  - Different Quad-SPI flash memory sizes up to 512 MB
  - Secure Field Firmware Upgrade (FFU) of the flash memory
- Two instances of the I<sup>2</sup>C master interface controlling external devices support these speed modes:
  - Standard mode (<100 Kbps)
  - Fast mode (<400 Kbps)

- Fast mode plus (<1000 Kbps)
- High speed mode (<3.4 Mbps)
- The JTAG interface supports:
  - Boundary scan
  - Test and debug interface
  - Shared pins with GPIO functions
- The LED interface supports:
  - Programmable LED
  - Up to three LEDs per BASE-T port
  - Single and dual color LEDs
  - Connection of LED to ground or 3.3 V
  - Several LED indication schemes (link/activity, duplex/collision, and link speed)
  - Configuration of LED indication via MDIO registers
  - Control of LED brightness via software driver API
  - Alternative configuration of LED pins as GPIO for custom indication
- Supports two external interrupts:
  - Configurable as output to an external controller
  - Configurable as input from external device(s)
  - Configurable edge, level, and polarity

### **Clocking, Timing Features**

- The input reference clock options are:
  - 25 MHz crystal operation
  - 25 MHz direct from an external oscillator
  - An external CML/LVPECL reference clock operating at 50 MHz
- The output reference clock options are two pairs of differential clocks at 50 MHz, 156.25 MHz, and the same frequency as the input reference clock.

### **Ethernet MACs**

- Eight Ethernet MACs for each BASE-T port, complying with IEEE 802.3:
  - Quad rate, that is, 10 Mbps, 100 Mbps, 1000 Mbps, or 2.5 Gbps operation speed for internal PHY
  - Half-duplex operation mode for 10 Mbps and 100 Mbps
  - Full-duplex operation mode for all speeds
- Two Ethernet MACs for each Ethernet SerDes interface, complying with IEEE 802.3:
  - Multiple rate at 10 Mbps, 100 Mbps, 1000 Mbps, 2.5 Gbps, 5 Gbps, or 10 Gbps operation speed for external PHY
  - Full-duplex operation mode for all speeds
- Enhanced frame size support (Jumbo frames, programmable limit up to 10 Kbyte)
- 802.3X flow control (pause frame) and 802.1Qbb flow control (PFC pause frame) in full-duplex mode. Backpressure (forced collisions) in half-duplex mode.
- Frame padding on egress traffic
- Minimum and maximum frame length check
- FCS verification and stripping
- FCS generation and insertion/replacement
- Low Power Idle (LPI) mode as defined by IEEE 802.3 EEE

### **Packet Processing**

- L2 bridging
  - 16K entry VLAN-aware MAC address table
  - Shared and independent VLAN learning

- Layer 2 security: IEEE 802.1X port authentication, MAC address filtering, port locking and spoofing detection, MAC address limiting, and broadcast storm control
- Multiple spanning tree protocol
- MAC in MAC tunneling (802.1ah), 256 tunnels
- L3 multicast forwarding at virtual-interface level
  - 1K entry VLAN aware IP multicast group table
  - Any Source Multicast (ASM) and Source Specific Multicast (SSM)
  - IPv4 IGMPv1/IGMPv2/IGMPv3 and IPv6 MLDv1/MLDv2 with software/firmware involvement
- VLAN classification
  - 802.1Q, 802.1Q QinQ, 802.1Qbg
  - 1K entry VLAN filtering
  - 1K entry extended VLAN tagging operation with sophisticated single tag and double tag VLAN mapping and translation
  - Private VLAN
- Traffic flow classification (ACL)
  - Programmable packet parsing
  - 512 entry traffic flow classification table
  - 32 concurrent keys with 1k bits in each entry
    - Support bit mask and range for some of the keys. Keys include the source port information, packet length, and multiple L2/L3/L4/L4+ packet fields.
  - Multiple concurrent policy actions in each entry
    - Destination port(s) assignment (including discard option), port filtering, traffic class assignment, traffic meter assignment, extended VLAN tagging operation assignment, MAC in MAC tunnel assignment, flow counter assignment, OAM handling assignment, cross VLAN policy, cross state policy, color assignment, LAG assignment, L2 MAC address learning policy, and interrupt policy
- Advanced QoS
  - Up to 1 MB packet buffer
  - Total 128 priority queues, up to eight priority queues per port
  - Flexible traffic class assignment
  - Flexible priority marking and remarking
  - Flexible color marking and remarking
  - Traffic metering on ingress and/or egress traffic
    - srTCM and trTCM, 128 meters
  - Per port and per queue shaping
  - Strict priority and DWRR scheduling
- Operation, Maintenance, and Management
  - WoL
  - Packets and bytes counters per MAC, per port, per virtual interface, and per traffic flow
  - Packet mirroring (ingress and egress mirroring to a designated port)
  - Loop detection support with software/firmware involvement
  - Loop-back support
  - IEEE 802.1ag and ITU-T Y.1731 Ethernet OAM delay and loss measurement hardware support
  - LAG support
    - 32 groups, up to 64 ports or virtual interfaces in a LAG group

**Other Features**

- Temperature Sensor (warning, interrupt, and auto-downspeed)

**Power Supply**

- 3.3 V, 1.8 V, 1.2 V, and 0.8 V external power sources

## 1.2 Applications


The following mode of operations are supported:

- Unmanaged mode, whereby no reconfiguration during runtime is necessary. MxL86282-based devices work out of the box with their basic or default feature set. The Flash Configuration Area (FCA) is an area in the flash memory which must be adapted to realize a limited static functionality set that differs from the default configuration.
- Managed mode, whereby the configuration of a lot of features is offered by means of an API [\[1\]](#) via the slave MDIO interface. Pre-configuration of the features in the FCA is also supported.

### 1.3 Block Diagram

**Figure 1** shows the block diagram of the MxL86282. The main interfaces are:

- Data interface to a SFP/PHY/SoC/MAC processor, using USXGMII/XFI
- Slave control interface driven by a SoC processor, using MDIO slave
- Master control interface driven to a PHY, using MDIO master
- Master control interface driven to a SFP, using I<sup>2</sup>C master
- Interrupt signal MDINT allowing the MxL86282 to notify the external processor about a change of status
- LED control
- Twisted pair interfaces (TPI)
- Master Quad Serial Peripheral Interface (QSPI) interface



**Figure 1 MxL86282C Block Diagram**

## 2 External Signals

This chapter describes the signal mapping to the package.

### 2.1 Logic Symbol

Figure 2 gives an overview of the device's external interfaces.




Figure 2 MxL86282C External Signal Overview

## 2.2 External Signal Description

This section provides the ball diagram, abbreviations for pin types and buffer types, and the table of input and output signals.

### 2.2.1 Ball Diagram

**Figure 3** shows the ball diagram. **Table 1** lists the ball diagram color codes.

**Table 1 Ball Diagram Color Codes**

Color	Description
White	Unpopulated Balls
Red	Power
Light Red	USXGMII Power
Orange	MDIO, I <sup>2</sup> C Signals
Grey	Ground
Blue	TPI related Signals
Pink	QSPI, Reset Signals
Yellow	USXGMI Signals
Light Green	Clock, GPIO Signals
Light Blue	LED, JTAG Signals

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18		
A	TPVS SA_0	TPBP _3	TPAP _3	TPDP _2	TPCP _2	TPBP _2	TPAP _2	TPDP _1	TPCP _1	TPBP _1	TPAP _1	TPDP _0	TPCP _0	TPBP _0	TPAP _0	TPVS SA_0	URX M_0	UVSS	A	
B	TPCP _3	TPBN _3	TPAN _3	TPDN _2	TPCN _2	TPBN _2	TPAN _2	TPDN _1	TPCN _1	TPBN _1	TPAN _1	TPDN _0	TPCN _0	TPBN _0	TPAN _0	URES REF_0	URXP _0	UVSS	B	
C	TPCN _3	TPDN _3	TPDP _3	TPVS SA_0	TPVS SA_0	VDD A3V3 _3	TPVS SA_0	VDD A3V3 _2	TPVS SA_0	VDD A3V3 _1	TPVS SA_0	VDD A3V3 _0	TPVS SA_0	TPVS SA_0	VA0V 8_0	UVSS	UTXM _0	UTXP _0	C	
D		TPVS SA_0	VSSD	VSSD	GPIO1	TPVS SA_0	TPVS SA_0	VDD A1V8 _0	VDD A1V8 _0	TPVS SA_0	RCA L_0	TPVS SA_0	TPVS SA_0	VA0V 8_0	VPHA 1V8_0	VSS_ XO	VSS_ XO	UVSS	D	
E	PHYL ED1_0	PHYL ED2_0	PHYL ED3_0	HRSTN												VSSD	XTAL2	XTAL1	E	
F		PHYL ED1_1	PHYL ED2_1	VSSD		TPVS SA_0	VDD A0V8 _0	TPVS SA_0	VDD A0V8 _0	VDD A1V2 CDB0	TPVS SA_0	VDD A0V8 _0	TPVS SA_0			VDD3 V3PA D1	VSS_ XO	I2C_S DA_0	I2C_S CL_0	F
G	PHYL ED3_1	PHYL ED1_2	PHYL ED3_2	VDD3 V3PA D0		VDD D0V8 _COR	VSSD	VDD D0V8 _COR	VSSD	VDD A1V2 CDB0	VSSD	VDD D0V8 _COR	VDD D0V8 _COR			VDD3 V3PA D1	MDINT	CLK N_0	CLKP _0	G
H		PHYL ED2_2	PHYL ED3_3	VDD3 V3PA D0		VDD D0V8 _COR	VSSD	VDD D0V8 _COR	VSSD	VDD D0V8 _COR	VDD D0V8 _COR	VDD A1V8 _CML	VSS_ XO			VSSD	VSSD	GPC3		H
J	PHYL ED1_3	PHYL ED2_3	PHYL ED1_4	VSSD		VSSD	VDD D0V8 _COR	VSSD	VDD D0V8 _COR	VSSD	VDD D0V8 REF	VCC1 V8_O TP	VDD A1V8 PORXO			VDDP _PAD	GPC2	GPC0	GPC1	J
K	VSSD	PHYL ED2_4	VSSD	GPIO3		VSSD	VDD D0V8 _COR	VSSD	VDD D0V8 _COR	VSSD	VDD D0V8 POST	VDD A0V8 _CML	VDD A1V8 _PVT			VSSD	MDIO _S	MDC _S		K
L		PHYL ED3_5	PHYL ED3_4	VDD3 V3PA D0		VDD D0V8 _COR	VSSD	VDD D0V8 _COR	VSSD	VDD D0V8 _COR	VDD D0V8 _COR	VSSD	VDD A1V8 _PLL			QSPL_ RST	GPIO0	MDIO _M	MDC _M	L
M	PHYL ED1_5	PHYL ED1_6	PHYL ED2_5	VDD3 V3PA D0		VDD D0V8 _COR	VSSD	VDD D0V8 _COR	VSSD	VDD A1V2 CDB1	VSSD	VDD D0V8 _COR	VDD D0V8 _COR			QSPL_ CLK	I2C_S DA_1	I2C_S CL_1		M
N		PHYL ED3_6	PHYL ED2_6	VSSD		TPVS SA_1	VDD A0V8 _1	TPVS SA_1	VDD A0V8 _1	VDD A1V2 CDB1	TPVS SA_1	VDD A0V8 _1	TPVS SA_1			QSPL_ CS	VSSD	CLKP _1	CLK N_1	N
P	PHYL ED1_7	PHYL ED2_7	PHYL ED3_7	GPIO2												VDD3 V3PA D1	QSPL_ D2	QSPL_ D3		P
R		TPVS SA_1	TRSTN	VSSD	VSSD	TPVS SA_1	TPVS SA_1	VDD A1V8 _1	VDD A1V8 _1	TPVS SA_1	RCA L_1	TPVS SA_1	TPVS SA_1	VA0V 8_1	VPHA 1V8_1	QSPL_ D1	QSPL_ D0	UVSS		R
T	TPBP _4	TPAP _4	TPAN _4	TPVS SA_1	TPVS SA_1	VDD A3V3 _4	TPVS SA_1	VDD A3V3 _5	TPVS SA_1	VDD A3V3 _6	TPVS SA_1	VDD A3V3 _7	TPVS SA_1	TPVS SA_1	VA0V 8_1	UVSS	UTXM _1	UTXP _1		T
U	TPBN _4	TPCP _4	TPDP _4	TPAP _5	TPBP _5	TPCP _5	TPDP _5	TPAP _6	TPBP _6	TPCP _6	TPDP _6	TPAP _7	TPBP _7	TPCP _7	TPDP _7	URES REF_1	URXP _1	UVSS		U
V	TPVS SA_1	TPCN _4	TPDN _4	TPAN _5	TPBN _5	TPCN _5	TPDN _5	TPAN _6	TPBN _6	TPCN _6	TPDN _6	TPAN _7	TPBN _7	TPCN _7	TPDN _7	TPVS SA_1	URX M_1	UVSS		V
	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18		

Figure 3 Ball Diagram for PG-FCLBGA-277 (Top View)

## 2.2.2 Abbreviations

**Table 2** and **Table 3** summarize the abbreviations used in the signal tables.

**Table 2 Abbreviations for Pin Type**

Abbreviations	Description
I	Input-only, digital levels
O	Output-only, digital levels
I/O	Bidirectional input/output signal, digital levels
Prg	Bidirectional pin, programmable to operate either as input or output, digital levels
AI	Input-only, analog levels
AO	Output-only, analog levels
AI/AO	Bidirectional, analog levels
PWR	Power
GND	Ground

**Table 3 Abbreviations for Buffer Type**

Abbreviations	Description
A	Analog characteristics, see the AC/DC specification for more information.
Prg	Programmable (open-drain/push-pull, pull-up/pull-down characteristic are programmable)
PU	Pull up (internal, weak)

## 2.2.3 Input/Output Signals

Table 4 to Table 15 provide a detailed description of all the pins.

### 2.2.3.1 Ethernet Twisted Pair Interface

Unused TPI signals must be unconnected.

**Table 4 Ethernet Twisted Pair Interface Signals**

Ball No.	Name	Pin Type	Buffer Type	Function
<b>Ethernet Port Twisted Pair Interface</b>				
A15	TPAP_0	AI/AO	A	Port 0 Transmit/Receive Positive/Negative
B15	TPAN_0	AI/AO	A	
A14	TPBP_0	AI/AO	A	
B14	TPBN_0	AI/AO	A	
A13	TPCP_0	AI/AO	A	
B13	TPCN_0	AI/AO	A	
A12	TPDP_0	AI/AO	A	
B12	TPDN_0	AI/AO	A	
A11	TPAP_1	AI/AO	A	Port 1 Transmit/Receive Positive/Negative
B11	TPAN_1	AI/AO	A	
A10	TPBP_1	AI/AO	A	
B10	TPBN_1	AI/AO	A	
A9	TPCP_1	AI/AO	A	
B9	TPCN_1	AI/AO	A	
A8	TPDP_1	AI/AO	A	
B8	TPDN_1	AI/AO	A	
A7	TPAP_2	AI/AO	A	Port 2 Transmit/Receive Positive/Negative
B7	TPAN_2	AI/AO	A	
A6	TPBP_2	AI/AO	A	
B6	TPBN_2	AI/AO	A	
A5	TPCP_2	AI/AO	A	
B5	TPCN_2	AI/AO	A	
A4	TPDP_2	AI/AO	A	
B4	TPDN_2	AI/AO	A	
A3	TPAP_3	AI/AO	A	Port 3 Transmit/Receive Positive/Negative
B3	TPAN_3	AI/AO	A	
A2	TPBP_3	AI/AO	A	
B2	TPBN_3	AI/AO	A	
B1	TPCP_3	AI/AO	A	
C1	TPCN_3	AI/AO	A	
C3	TPDP_3	AI/AO	A	

**Table 4 Ethernet Twisted Pair Interface Signals (cont'd)**

Ball No.	Name	Pin Type	Buffer Type	Function
C2	TPDN_3	AI/AO	A	
T2	TPAP_4	AI/AO	A	<b>Port 4 Transmit/Receive Positive/Negative</b>
T3	TPAN_4	AI/AO	A	
T1	TPBP_4	AI/AO	A	
U1	TPBN_4	AI/AO	A	
U2	TPCP_4	AI/AO	A	
V2	TPCN_4	AI/AO	A	
U3	TPDP_4	AI/AO	A	
V3	TPDN_4	AI/AO	A	
U4	TPAP_5	AI/AO	A	<b>Port 5 Transmit/Receive Positive/Negative</b>
V4	TPAN_5	AI/AO	A	
U5	TPBP_5	AI/AO	A	
V5	TPBN_5	AI/AO	A	
U6	TPCP_5	AI/AO	A	
V6	TPCN_5	AI/AO	A	
U7	TPDP_5	AI/AO	A	
V7	TPDN_5	AI/AO	A	
U8	TPAP_6	AI/AO	A	<b>Port 6 Transmit/Receive Positive/Negative</b>
V8	TPAN_6	AI/AO	A	
U9	TPBP_6	AI/AO	A	
V9	TPBN_6	AI/AO	A	
U10	TPCP_6	AI/AO	A	
V10	TPCN_6	AI/AO	A	
U11	TPDP_6	AI/AO	A	
V11	TPDN_6	AI/AO	A	
U12	TPAP_7	AI/AO	A	<b>Port 7 Transmit/Receive Positive/Negative</b>
V12	TPAN_7	AI/AO	A	
U13	TPBP_7	AI/AO	A	
V13	TPBN_7	AI/AO	A	
U14	TPCP_7	AI/AO	A	
V14	TPCN_7	AI/AO	A	
U15	TPDP_7	AI/AO	A	
V15	TPDN_7	AI/AO	A	
<b>Ethernet Port Test Point</b>				
D11	RCAL_0	AI/AO	A	<b>Test Point for GPHY Ethernet Ports 0 to 3</b> Test point, do not connect.
R11	RCAL_1	AI/AO	A	<b>Test Point for GPHY Ethernet Ports 4 to 7</b> Test point, do not connect.

### 2.2.3.2 USXGMII Interface

The balls listed in [Table 5](#) also apply for XFI and USXGMII.

**Table 5 USXGMII Interface Signals**

Ball No.	Name	Pin Type	Buffer Type	Function
B17	URXP_0	AI	A	<b>Differential USXGMII 0 Data Input Pair</b> These are the negative and positive signals of the differential input pair of the USXGMII SerDes interface. Due to the integrated CDR, no external transmission peer source-synchronous clock is required for USXGMII. These pins must be AC-coupled.
A17	URXM_0	AI	A	
C18	UTXP_0	AO	A	<b>Differential USXGMII 0 Data Output Pair</b> These are the negative and positive signals of the differential output pair of the USXGMII SerDes interface. Due to the integrated CDR, no external transmission peer source-synchronous clock is required for USXGMII. These pins must be AC-coupled.
C17	UTXM_0	AO	A	
B16	URESREF_0	AI/AO	A	<b>External USXGMII Tuning Resistor 0</b> Attach a 200 $\Omega$ ( $\pm 1\%$ ) resistor-to-ground on the board.
U17	URXP_1	AI	A	<b>Differential USXGMII 1 Data Input Pair</b> These are the negative and positive signals of of the differential input pair of the USXGMII SerDes interface. Due to the integrated CDR, no external transmission peer source-synchronous clock is required for USXGMII. These pins must be AC-coupled.
V17	URXM_1	AI	A	
T18	UTXP_1	AO	A	<b>Differential USXGMII 1 Data Output Pair</b> These are the negative and positive signals of the differential output pair of the USXGMII SerDes interface. Due to the integrated CDR, no external transmission peer source-synchronous clock is required for USXGMII. These pins must be AC-coupled.
T17	UTXM_1	AO	A	
U16	URESREF_1	AI/AO	A	<b>External USXGMII Tuning Resistor 1</b> Attach a 200 $\Omega$ ( $\pm 1\%$ ) resistor-to-ground on the board.

### 2.2.3.3 MDIO Interface

**Table 6 MDIO Management Interface Signals**

Ball No.	Name	Pin Type	Buffer Type	Function
MDIO Slave Interface				
G16	MDINT	O	Prg	<b>MDIO Interrupt from Any GPHY</b> The interrupt interrupts an external block such as a higher-level management entity or a device controller of an SoC, on detection of certain events and states inside the GPHY device. Voltage Domain: 1.8 V / 3.3 V
	GPIO4	Prg		<b>General Purpose IO 4</b> Either input or output mode. The output characteristic is either open drain or push-pull. Voltage Domain: 1.8 V / 3.3 V
K17	MDC_S	I	Prg	<b>MDIO Slave Clock</b> The external controller provides the serial clock of up to 50 MHz on this input. Voltage Domain: 1.8 V / 3.3 V
	GPIO5	Prg		<b>General Purpose IO 5</b> Either input or output mode. The output characteristic is either open drain or push-pull. Voltage Domain: 1.8 V / 3.3 V
K16	MDIO_S	I/O	Prg	<b>MDIO Slave Data Input/Output</b> The external controller uses this signal to address internal registers and to transfer data to and from the internal registers. Voltage Domain: 1.8 V / 3.3 V
	GPIO6	Prg		<b>General Purpose IO 6</b> Either input or output mode. The output characteristic is either open drain or push-pull. Voltage Domain: 1.8 V / 3.3 V
MDIO Master Interface				
L18	MDC_M	O	Prg	<b>MDIO Master Clock</b> The device provides the serial clock of up to 50 MHz on this output. Voltage Domain: 1.8 V / 3.3 V
	GPIO7	Prg		<b>General Purpose IO 7</b> Either input or output mode. The output characteristic is either open drain or push-pull. Voltage Domain: 1.8 V / 3.3 V

**Table 6 MDIO Management Interface Signals (cont'd)**

Ball No.	Name	Pin Type	Buffer Type	Function
L17	MDIO_M	I/O	Prg	<b>MDIO Master Data Input/Output</b> The device uses this signal to address external registers and to transfer data to and from the external registers. Voltage Domain: 1.8 V / 3.3 V
	GPIO8	Prg		<b>General Purpose IO 8</b> Either input or output mode. The output characteristic is either open drain or push-pull. Voltage Domain: 1.8 V / 3.3 V

### 2.2.3.4 QSPI Interface

**Table 7 QSPI Management Interface Signals**

Ball No.	Name	Pin Type	Buffer Type	Function
R17	<b>QSPI_D0</b>	I/O	Prg	<b>QSPI Data 0</b> QSPI interface data 0 Voltage Domain: 3.3 V
	GPIO9	Prg		<b>General Purpose IO 9</b> Either input or output mode. The output characteristic is either open drain or push-pull. Voltage Domain: 3.3 V
R16	<b>QSPI_D1</b>	I/O	Prg	<b>QSPI Data 1</b> QSPI interface data 1 Voltage Domain: 3.3 V
	GPIO10	Prg		<b>General Purpose IO 10</b> Either input or output mode. The output characteristic is either open drain or push-pull. Voltage Domain: 3.3 V
P16	<b>QSPI_D2</b>	I/O	Prg	<b>QSPI Data 2</b> QSPI interface data 2 Voltage Domain: 3.3 V
	GPIO11	Prg		<b>General Purpose IO 11</b> Either input or output mode. The output characteristic is either open drain or push-pull. Voltage Domain: 3.3 V
P17	<b>QSPI_D3</b>	I/O	Prg	<b>QSPI Data 3</b> QSPI interface data 3 Voltage Domain: 3.3 V
	GPIO12	Prg		<b>General Purpose IO 12</b> Either input or output mode. The output characteristic is either open drain or push-pull. Voltage Domain: 3.3 V
M15	<b>QSPI_CLK</b>	O	Prg	<b>QSPI Clock</b> QSPI interface clock output Voltage Domain: 3.3 V
	GPIO13	Prg		<b>General Purpose IO 13</b> Either input or output mode. The output characteristic is either open drain or push-pull. Voltage Domain: 3.3 V

**Table 7      QSPI Management Interface Signals (cont'd)**

Ball No.	Name	Pin Type	Buffer Type	Function
N15	<b>QSPI_CS</b>	O	Prg	<b>QSPI Chip Select</b> QSPI interface chip select Voltage Domain: 3.3 V
	GPIO14	Prg		<b>General Purpose IO 14</b> Either input or output mode. The output characteristic is either open drain or push-pull. Voltage Domain: 3.3 V
L15	<b>QSPI_RST</b>	O	Prg	<b>QSPI Reset</b> QSPI Reset Voltage Domain: 3.3 V
	GPIO15	Prg		<b>General Purpose IO 15</b> Either input or output mode. The output characteristic is either open drain or push-pull. Voltage Domain: 3.3 V

### 2.2.3.5 I<sup>2</sup>C Interface

**Table 8 I<sup>2</sup>C Management Interface Signals**

Ball No.	Name	Pin Type	Buffer Type	Function
F18	<b>I2C_SCL_0</b>	O	Prg	<b>I<sup>2</sup>C 0 Clock Output</b> I <sup>2</sup> C 0 interface clock output Voltage Domain: 3.3 V
	GPIO16	Prg		<b>General Purpose IO 16</b> Either input or output mode. The output characteristic is either open drain or push-pull. Voltage Domain: 3.3 V
F17	<b>I2C_SDA_0</b>	I/O	Prg	<b>I<sup>2</sup>C 0 Data</b> I <sup>2</sup> C 0 interface data Voltage Domain: 3.3 V
	GPIO17	Prg		<b>General Purpose IO 17</b> Either input or output mode. The output characteristic is either open drain or push-pull. Voltage Domain: 3.3 V
M17	<b>I2C_SCL_1</b>	O	Prg	<b>I<sup>2</sup>C 1 Clock Output</b> I <sup>2</sup> C 1 interface clock output Voltage Domain: 3.3 V
	GPIO18	Prg		<b>General Purpose IO 18</b> Either input or output mode. The output characteristic is either open drain or push-pull. Voltage Domain: 3.3 V
M16	<b>I2C_SDA_1</b>	I/O	Prg	<b>I<sup>2</sup>C 1 Data</b> I <sup>2</sup> C 1 interface data Voltage Domain: 3.3 V
	GPIO19	Prg		<b>General Purpose IO 19</b> Either input or output mode. The output characteristic is either open drain or push-pull. Voltage Domain: 3.3 V

**2.2.3.6 Reset Interface****Table 9 Reset Signals**

<b>Ball No.</b>	<b>Name</b>	<b>Pin Type</b>	<b>Buffer Type</b>	<b>Function</b>
E4	HRSTN	I	PU	<b>Hardware Reset</b> Asynchronous active low device reset Voltage Domain: 3.3 V

### 2.2.3.7 LED/UART/JTAG Interface

Table 10 LED and Debug Interface Signals

Ball No.	Name	Pin Type	Buffer Type	Function
<b>LED Signals</b>				
E1	<b>PHYLED1_0</b>	I/O		<b>GPHY LED1 for Port 0</b> LED control output, freely configurable, drives single-color or dual color LEDs. Voltage Domain: 3.3 V
	GPIO20	Prg	Prg	<b>General Purpose IO 20</b> Either input or output mode. The output characteristic is either open drain or push-pull. Voltage Domain: 3.3 V
	FW_UTXD	O		<b>Firmware UART Data Output</b> Firmware UART interface data output Voltage Domain: 3.3 V
E2	<b>PHYLED2_0</b>	I/O		<b>GPHY LED2 for Port 0</b> LED control output, freely configurable, drives single-color or dual color LEDs. Voltage Domain: 3.3 V
	GPIO21	Prg	Prg	<b>General Purpose IO 21</b> Either input or output mode. The output characteristic is either open drain or push-pull. Voltage Domain: 3.3 V
	FW_URXD	I		<b>Firmware UART Data Input</b> Firmware UART interface data input Voltage Domain: 3.3 V
E3	<b>PHYLED3_0</b>	I/O		<b>GPHY LED3 for Port 0</b> LED control output, freely configurable, drives single-color or dual color LEDs. This pin is also used for the brightness control switch input. Voltage Domain: 3.3 V
	GPIO22	Prg	Prg	<b>General Purpose IO 22</b> Either input or output mode. The output characteristic is either open drain or push-pull. Voltage Domain: 3.3 V

**Table 10 LED and Debug Interface Signals (cont'd)**

Ball No.	Name	Pin Type	Buffer Type	Function
F2	PHYLED1_1	I/O		<b>GPHY LED1 for Port 1</b> LED control output, freely configurable, drives single-color or dual color LEDs. Voltage Domain: 3.3 V
	GPIO23	Prg	Prg	<b>General Purpose IO 23</b> Either input or output mode. The output characteristic is either open drain or push-pull. Voltage Domain: 3.3 V
	FW_UTXD	O		<b>Firmware UART Data Output</b> Firmware UART interface data output Voltage Domain: 3.3 V
F3	PHYLED2_1	I/O		<b>GPHY LED2 for Port 1</b> LED control output, freely configurable, drives single-color or dual color LEDs. Voltage Domain: 3.3 V
	GPIO24	Prg	Prg	<b>General Purpose IO 24</b> Either input or output mode. The output characteristic is either open drain or push-pull. Voltage Domain: 3.3 V
G1	PHYLED3_1	I/O		<b>GPHY LED3 for Port 1</b> LED control output, freely configurable, drives single-color or dual color LEDs. Voltage Domain: 3.3 V
	GPIO25	Prg	Prg	<b>General Purpose IO 25</b> Either input or output mode. The output characteristic is either open drain or push-pull. Voltage Domain: 3.3 V
G2	PHYLED1_2	I/O		<b>GPHY LED1 for Port 2</b> LED control output, freely configurable, drives single-color or dual color LEDs. Voltage Domain: 3.3 V
	GPIO26	Prg	Prg	<b>General Purpose IO 26</b> Either input or output mode. The output characteristic is either open drain or push-pull. Voltage Domain: 3.3 V
	TDI	I		<b>JTAG Serial Test Data Input</b> Voltage Domain: 3.3 V <i>Note: There is no requirements for external pull-up.</i>
	FW_UTXD	O		<b>Firmware UART Data Output</b> Firmware UART interface data output Voltage Domain: 3.3 V

**Table 10 LED and Debug Interface Signals (cont'd)**

Ball No.	Name	Pin Type	Buffer Type	Function
H2	<b>PHYLED2_2</b>	I/O		<b>GPHY LED2 for Port 2</b> LED control output, freely configurable, drives single-color or dual color LEDs. Voltage Domain: 3.3 V
	GPIO27	Prg	Prg	<b>General Purpose IO 27</b> Either input or output mode. The output characteristic is either open drain or push-pull. Voltage Domain: 3.3 V
	TMS	I		<b>JTAG Test Mode Select</b> Voltage Domain: 3.3 V <i>Note: There is no requirements for external pull-up.</i>
G3	<b>PHYLED3_2</b>	I/O		<b>GPHY LED3 for Port 2</b> LED control output, freely configurable, drives single-color or dual color LEDs. Voltage Domain: 3.3 V
	GPIO28	Prg	Prg	<b>General Purpose IO 28</b> Either input or output mode. The output characteristic is either open drain or push-pull. Voltage Domain: 3.3 V
J1	<b>PHYLED1_3</b>	I/O		<b>GPHY LED1 for Port 3</b> LED control output, freely configurable, drives single-color or dual color LEDs. Voltage Domain: 3.3 V
	GPIO29	Prg	Prg	<b>General Purpose IO 29</b> Either input or output mode. The output characteristic is either open drain or push-pull. Voltage Domain: 3.3 V
	TCK	I		<b>JTAG Test Clock</b> The signals TDI, TDO, and TMS are synchronous, subject to this JTAG test clock. Voltage Domain: 3.3 V
	FW_UTXD	O		<b>Firmware UART Data Output</b> Firmware UART interface data output Voltage Domain: 3.3 V

**Table 10 LED and Debug Interface Signals (cont'd)**

Ball No.	Name	Pin Type	Buffer Type	Function
J2	<b>PHYLED2_3</b>	I/O		<b>GPHY LED2 for Port 3</b> LED control output, freely configurable, drives single-color or dual color LEDs. Voltage Domain: 3.3 V
	GPIO30	Prg	Prg	<b>General Purpose IO 30</b> Either input or output mode. The output characteristic is either open drain or push-pull. Voltage Domain: 3.3 V
	TDO	I/O		<b>JTAG Serial Test Data Output</b> JTAG test data output. Voltage Domain: 3.3 V <i>Note: There is no requirements for external pull-up.</i>
H3	<b>PHYLED3_3</b>	I/O		<b>GPHY LED3 for Port 3</b> LED control output, freely configurable, drives single-color or dual color LEDs. Voltage Domain: 3.3 V
	GPIO31	Prg	Prg	<b>General Purpose IO 31</b> Either input or output mode. The output characteristic is either open drain or push-pull. Voltage Domain: 3.3 V
J3	<b>PHYLED1_4</b>	I/O		<b>GPHY LED1 for Port 4</b> LED control output, freely configurable, drives single-color or dual color LEDs. Voltage Domain: 3.3 V
	GPIO32	Prg	Prg	<b>General Purpose IO 32</b> Either input or output mode. The output characteristic is either open drain or push-pull. Voltage Domain: 3.3 V
	FW_UTXD	O		<b>Firmware UART Data Output</b> Firmware UART interface data output Voltage Domain: 3.3 V
K2	<b>PHYLED2_4</b>	I/O		<b>GPHY LED2 for Port 4</b> LED control output, freely configurable, drives single-color or dual color LEDs. Voltage Domain: 3.3 V
	GPIO33	Prg	Prg	<b>General Purpose IO 33</b> Either input or output mode. The output characteristic is either open drain or push-pull. Voltage Domain: 3.3 V

**Table 10 LED and Debug Interface Signals (cont'd)**

Ball No.	Name	Pin Type	Buffer Type	Function
L3	<b>PHYLED3_4</b>	I/O		<b>GPHY LED3 for Port 4</b> LED control output, freely configurable, drives single-color or dual color LEDs. Voltage Domain: 3.3 V
	GPIO34	Prg	Prg	<b>General Purpose IO 34</b> Either input or output mode. The output characteristic is either open drain or push-pull. Voltage Domain: 3.3 V
M1	<b>PHYLED1_5</b>	I/O		<b>GPHY LED1 for Port 5</b> LED control output, freely configurable, drives single-color or dual color LEDs. Voltage Domain: 3.3 V
	GPIO35	Prg	Prg	<b>General Purpose IO 35</b> Either input or output mode. The output characteristic is either open drain or push-pull. Voltage Domain: 3.3 V
	FW_UTXD	O		<b>Firmware UART Data Output</b> Firmware UART interface data output Voltage Domain: 3.3 V
M3	<b>PHYLED2_5</b>	I/O		<b>GPHY LED2 for Port 5</b> LED control output, freely configurable, drives single-color or dual color LEDs. Voltage Domain: 3.3 V
	GPIO36	Prg	Prg	<b>General Purpose IO 36</b> Either input or output mode. The output characteristic is either open drain or push-pull. Voltage Domain: 3.3 V
L2	<b>PHYLED3_5</b>	I/O		<b>GPHY LED3 for Port 5</b> LED control output, freely configurable, drives single-color or dual color LEDs. Voltage Domain: 3.3 V
	GPIO37	Prg	Prg	<b>General Purpose IO 37</b> Either input or output mode. The output characteristic is either open drain or push-pull. Voltage Domain: 3.3 V

**Table 10 LED and Debug Interface Signals (cont'd)**

Ball No.	Name	Pin Type	Buffer Type	Function
M2	<b>PHYLED1_6</b>	I/O		<b>GPHY LED1 for Port 6</b> LED control output, freely configurable, drives single-color or dual color LEDs. Voltage Domain: 3.3 V
	GPIO38	Prg	Prg	<b>General Purpose IO 38</b> Either input or output mode. The output characteristic is either open drain or push-pull. Voltage Domain: 3.3 V
	FW_UTXD	O		<b>Firmware UART Data Output</b> Firmware UART interface data output Voltage Domain: 3.3 V
N3	<b>PHYLED2_6</b>	I/O		<b>GPHY LED2 for Port 6</b> LED control output, freely configurable, drives single-color or dual color LEDs. Voltage Domain: 3.3 V
	GPIO39	Prg	Prg	<b>General Purpose IO 39</b> Either input or output mode. The output characteristic is either open drain or push-pull. Voltage Domain: 3.3 V
N2	<b>PHYLED3_6</b>	I/O		<b>GPHY LED3 for Port 6</b> LED control output, freely configurable, drives single-color or dual color LEDs. Voltage Domain: 3.3 V
	GPIO40	Prg	Prg	<b>General Purpose IO 40</b> Either input or output mode. The output characteristic is either open drain or push-pull. Voltage Domain: 3.3 V
P1	<b>PHYLED1_7</b>	I/O		<b>GPHY LED1 for Port 7</b> LED control output, freely configurable, drives single-color or dual color LEDs. Voltage Domain: 3.3 V
	GPIO41	Prg	Prg	<b>General Purpose IO 41</b> Either input or output mode. The output characteristic is either open drain or push-pull. Voltage Domain: 3.3 V
	FW_UTXD	O		<b>Firmware UART Data Output</b> Firmware UART interface data output Voltage Domain: 3.3 V

**Table 10 LED and Debug Interface Signals (cont'd)**

Ball No.	Name	Pin Type	Buffer Type	Function
P2	<b>PHYLED2_7</b>	I/O		<b>GPHY LED2 for Port 7</b> LED control output, freely configurable, drives single-color or dual color LEDs. Voltage Domain: 3.3 V
	GPIO42	Prg	Prg	<b>General Purpose IO 42</b> Either input or output mode. The output characteristic is either open drain or push-pull. Voltage Domain: 3.3 V
P3	<b>PHYLED3_7</b>	I/O		<b>GPHY LED3 for Port 7</b> LED control output, freely configurable, drives single-color or dual color LEDs. Voltage Domain: 3.3 V
	GPIO43	Prg	Prg	<b>General Purpose IO 43</b> Either input or output mode. The output characteristic is either open drain or push-pull. Voltage Domain: 3.3 V
R3	<b>TRSTN</b>	I		<b>JTAG Test Enabling</b> At logic HIGH, the GPIO pins are used as JTAG interface (TCK, TDI, TDO, and TMS). At logic LOW, the GPIO pins are used in their normal application mode. Voltage Domain: 3.3 V

## 2.2.3.8 Miscellaneous Signals

Table 11 Miscellaneous Signals

Ball No.	Name	Pin Type	Buffer Type	Function
<b>Reset and Clocking</b>				
E17	XTAL1	AI	A	<b>Crystal: Oscillator Input</b> A crystal must be connected between XTAL1 and XTAL2. Additional load capacitances must tie both pins to GND.
	CLK	AI	A	<b>Crystal Oscillator: Clock Input</b> A clock of 25 or 50 MHz must be connected to CLK. See <a href="#">Section 7.7.2</a> for the clock details. XTAL2 must not be connected.
E16	XTAL2	AO	A	<b>Crystal: Oscillator Output</b> A crystal must be connected between XTAL1 and XTAL2. Additional load capacitances must tie both pins to GND.
G18	CLKP_0	AO	A	<b>Differential Reference Clock Output 0</b> These pins provide the 25, 50, or 156.25 MHz differential reference clock used for a clock slave device.
G17	CLKN_0	AO	A	<b>Differential Reference Clock Output 0</b> These pins provide the 25, 50, or 156.25 MHz differential reference clock used for a clock slave device.
N17	CLKP_1	AO	A	<b>Differential Reference Clock Output 1</b> These pins provide the 25, 50, or 156.25 MHz differential reference clock used for a clock slave device.
N18	CLKN_1	AO	A	<b>Differential Reference Clock Output 1</b> These pins provide the 25, 50, or 156.25 MHz differential reference clock used for a clock slave device.
J17	GPC0	Prg		<b>General Purpose Clock 0</b> General purpose clock for external devices. Either input or output mode. Voltage Domain: 3.3 V
	GPIO44	Prg	Prg	<b>General Purpose IO 44</b> Either input or output mode. The output characteristic is either open drain or push-pull. Voltage Domain: 3.3 V
	WSP_UTXD	Prg	Prg	<b>Software UART Data Output</b> Voltage Domain: 3.3 V

**Table 11 Miscellaneous Signals (cont'd)**

Ball No.	Name	Pin Type	Buffer Type	Function
J18	<b>GPC1</b>	Prg		<b>General Purpose Clock 1</b> General purpose clock for external devices. Either input or output mode. Voltage Domain: 3.3 V
	GPIO45	Prg	Prg	<b>General Purpose IO 45</b> Either input or output mode. The output characteristic is either open drain or push-pull. Voltage Domain: 3.3 V
	WSP_UTXD	Prg	Prg	<b>Software UART Data Output</b> Voltage Domain: 3.3 V
J16	<b>GPC2</b>	Prg		<b>General Purpose Clock 2</b> General purpose clock for external devices. Either input or output mode. Voltage Domain: 3.3 V
	GPIO46	Prg	Prg	<b>General Purpose IO 46</b> Either input or output mode. The output characteristic is either open drain or push-pull. Voltage Domain: 3.3 V
	WSP_URXD	Prg	Prg	<b>Software UART Data Input</b> Voltage Domain: 3.3 V
H17	<b>GPC3</b>	Prg		<b>General Purpose Clock 3</b> General purpose clock for external devices. Either input or output mode. Voltage Domain: 3.3 V
	GPIO47	Prg	Prg	<b>General Purpose IO 47</b> Either input or output mode. The output characteristic is either open drain or push-pull. Voltage Domain: 3.3 V
L16	<b>GPIO0</b>	Prg	Prg	<b>General Purpose IO 0</b> Either input or output mode. The output characteristic is either open drain or push-pull. Voltage Domain: 1.8 V / 3.3 V
	EXTINT0	Prg	Prg	<b>External Interrupt 0</b> Voltage Domain: 1.8 V / 3.3 V
D5	<b>GPIO1</b>	Prg	Prg	<b>General Purpose IO 1</b> Either input or output mode. The output characteristic is either open drain or push-pull. Voltage Domain: 3.3 V
	EXTINT1	Prg	Prg	<b>External Interrupt 1</b> Voltage Domain: 3.3 V
	WSP_URXD	Prg	Prg	<b>Software UART Data Input</b> Voltage Domain: 3.3 V

**Table 11**    **Miscellaneous Signals** (cont'd)

Ball No.	Name	Pin Type	Buffer Type	Function
P4	<b>GPIO2</b>	Prg	Prg	<b>General Purpose IO 2</b> Either input or output mode. The output characteristic is either open drain or push-pull. Voltage Domain: 3.3 V
K4	<b>GPIO3</b>	Prg	Prg	<b>General Purpose IO 3</b> Either input or output mode. The output characteristic is either open drain or push-pull. Voltage Domain: 3.3 V

## 2.2.3.9 Power Supply for GPHY

**Table 12 Power Supply Pins for GPHY**

Ball No.	Name	Pin Type	Buffer Type	Function
C12	VDDA3V3_0	PWR		<b>GPHY 0 High Voltage Domain Supply</b> This is the PHY 0 AFE 3.3 V supply.
C10	VDDA3V3_1	PWR		<b>GPHY 1 High Voltage Domain Supply</b> This is the PHY 1 AFE 3.3 V supply.
C8	VDDA3V3_2	PWR		<b>GPHY 2 High Voltage Domain Supply</b> This is the PHY 2 AFE 3.3 V supply.
C6	VDDA3V3_3	PWR		<b>GPHY 3 High Voltage Domain Supply</b> This is the PHY 3 AFE 3.3 V supply.
T6	VDDA3V3_4	PWR		<b>GPHY 4 High Voltage Domain Supply</b> This is the PHY 4 AFE 3.3 V supply.
T8	VDDA3V3_5	PWR		<b>GPHY 5 High Voltage Domain Supply</b> This is the PHY 5 AFE 3.3 V supply.
T10	VDDA3V3_6	PWR		<b>GPHY 6 High Voltage Domain Supply</b> This is the PHY 6 AFE 3.3 V supply.
T12	VDDA3V3_7	PWR		<b>GPHY 7 High Voltage Domain Supply</b> This is the PHY 7 AFE 3.3 V supply.
D8	VDDA1V8_0	PWR		<b>GPHY 0, 1, 2, 3 AFE Voltage Domain Supply</b> This is the 1.8 V supply for PHY 0 to PHY 3 AFE voltage domain. It supplies mixed signal blocks in the AFE.
R8	VDDA1V8_1	PWR		<b>GPHY 4, 5, 6, 7 AFE Voltage Domain Supply</b> This is the 1.8 V supply for PHY 4 to PHY 7 AFE voltage domain. It supplies mixed signal blocks in the AFE.
F7, F12	VDDA0V8_0	PWR		<b>GPHY 0, 1, 2, 3 Low Voltage Domain Supply</b> This is the supply for PHY 0 to PHY 3 low voltage domain. It supplies mixed signal blocks in the AFE.
N7, N12	VDDA0V8_1	PWR		<b>GPHY 4, 5, 6, 7 Low Voltage Domain Supply</b> This is the supply for PHY 4 to PHY 7 low voltage domain. It supplies mixed signal blocks in the AFE.
G4, H4, L4, M4	VDD3V3PAD0	PWR		<b>Power Supply Digital Domain 3.3 V</b> 3.3 V Voltage Digital Power Supply
F15, G15, P15	VDD3V3PAD1	PWR		<b>Power Supply Digital Domain 3.3 V</b> 3.3 V Voltage Digital Power Supply
J15	VDDP_PAD	PWR		<b>Power Supply Digital Domain 1.8 V / 3.3 V</b> 3.3 V or 1.8 V Pad Voltage Digital Power Supply based on pin strapping.

**Table 12 Power Supply Pins for GPHY (cont'd)**

Ball No.	Name	Pin Type	Buffer Type	Function
G6, H6, G8, H8, H10, H11, G12, G13, J7, K7, J9, K9, L6, M6, L8, M8, L10, L11, M12, M13	<b>VDDD0V8_COR</b>	PWR		<b>Power Supply Digital Domain 0.8 V</b> 0.8 V Core Voltage Digital Power Supply
J13	<b>VDDA1V8PORXO</b>	PWR		<b>Power Supply Domain 1.8 V</b>
D9	<b>VDDA1V8_0</b>	PWR		<b>Power Supply Domain 1.8 V</b>
R9	<b>VDDA1V8_1</b>	PWR		<b>Power Supply Domain 1.8 V</b>
F10, G10	<b>VDDA1V2CDB0</b>	PWR		<b>Power Supply Domain 1.2 V</b>
M10, N10	<b>VDDA1V2CDB1</b>	PWR		<b>Power Supply Domain 1.2 V</b>
F9	<b>VDDA0V8_0</b>	PWR		<b>Power Supply Domain 0.8 V</b>
N9	<b>VDDA0V8_1</b>	PWR		<b>Power Supply Domain 0.8 V</b>
L13	<b>VDDA1V8_PLL</b>	PWR		<b>Power Supply Domain 1.8 V</b>
J11	<b>VDDD0V8REF</b>	PWR		<b>Power Supply Digital Domain 0.8 V</b>
K11	<b>VDDD0V8POST</b>	PWR		<b>Power Supply Digital Domain 0.8 V</b>
H12	<b>VDDA1V8_CML</b>	PWR		<b>Power Supply Domain 1.8 V</b>
K12	<b>VDDA0V8_CML</b>	PWR		<b>Power Supply Domain 0.8 V</b>
K13	<b>VDDA1V8_PVT</b>	PWR		<b>Power Supply Domain 1.8 V</b>
J12	<b>VCC1V8_OTP</b>	PWR		<b>Power Supply Domain 1.8 V</b>

## 2.2.3.10 Power Supply for USXGMII

**Table 13** Power Supply Pins for USXGMII

Ball No.	Name	Pin Type	Buffer Type	Function
C15, D14	VA0V8_0	PWR		USXGMII 0 - 0.8 V Analog Domain Supply
D15	VPHA1V8_0	PWR		USXGMII 0 - 1.8 V Domain Supply
R14, T15	VA0V8_1	PWR		USXGMII 1 - 0.8 V Analog Domain Supply
R15	VPHA1V8_1	PWR		USXGMII 1 - 1.8 V Domain Supply

## 2.2.3.11 Power Supply for TPI (AFE)

**Table 14** Power Supply Pins for TPI (AFE)

Ball No.	Name	Pin Type	Buffer Type	Function
A1, A16, C4, C5, C7, C9, C11, C13, C14, D2, D6, D7, D10, D12, D13, F6, F8, F11, F13	TPVSSA_0	GND		Analog Ground
N6, N8, N11, N13, R2, R6, R7, R10, R12, R13, T4, T5, T7, T9, T11, T13, T14, V1, V16	TPVSSA_1	GND		Analog Ground

## 2.2.3.12 Ground

**Table 15** Ground Pins

Ball No.	Name	Pin Type	Buffer Type	Function
D3, D4, E15, F4, G7, H7, G9, H9, G11, H15, H16, J4, J6, K6, J8, K8, J10, K10, K1, K3, K15, L7, M7, L9, M9, M11, L12, N4, N16, R4, R5	<b>VSSD</b>	GND		<b>Digital Ground</b>
A18, B18, C16, D18, R18, T16, U18, V18	<b>UVSS</b>	GND		<b>USXGMII Ground</b>
D16, D17, F16, H13	<b>VSS_XO</b>	GND		<b>General Device Ground</b> XO ground

## 3 Functional Description

### 3.1 Power Supply, Clock, and Reset

This section provides the information required to power up the MxL86282.

#### 3.1.1 Power Supply

These four power supply rails are required: 3.3 V, 0.8 V, 1.8 V, and 1.2 V. Refer to [Section 7.7.1](#) for the power up sequence.

#### 3.1.2 Clock

An internal PLL circuit generates the required internal clocks, based on an external reference clock.

The available options are:

- An external 25 MHz crystal connected to the MxL86282. [Section 7.7.11](#) documents the required crystal specification.
- 25 MHz direct from an external oscillator
- An external CML/LVPECL reference clock operating at 50 MHz

The MxL86282 provides two pairs of CML differential clock output to drive other chips. The available clock frequencies are:

- Input reference clock frequency
- 50 MHz
- 156.25 MHz

#### 3.1.3 Reset Generation

The external hardware reset input (HRSTN pin) resets all the hardware modules including the pin strapping information during boot:

- Driving the HRSTN pin low causes an asynchronous reset of the MxL86282 system.
- Releasing the HRSTN pin high triggers the power-on sequence.

The HRSTN pin is internally connected to a weak internal pull-up resistor.

#### 3.1.4 Power-On Sequence

The MxL86282 powers on when the power is applied and the HRSTN pin is high. See [Figure 18](#).

The steps executed at power on are:

1. Lock the internal PLL.
2. Read the pin strap information, see [Section 3.1.5](#) for more information.
3. Boot the microprocessor from the internal ROM.
4. Authenticate the firmware image in the flash memory device.
5. Auto-negotiate the link speeds for the Ethernet TPI and USXGMII interface.
6. Train and link up each interface in accordance with the IEEE 802.3 [\[4\]](#) standards.

### 3.1.5 Configuration by Pin Strapping

The MxL86282 is configurable by means of pin strapping on a number of the GPIO pins. The pin strapping configurations are captured during the chip power-on sequence until the reset initialization is complete.

The pin strap values are set to logical high or low by connecting the corresponding pin via an external 1 kΩ resistor to either ground or the pin supply voltage.

[Table 16](#) and [Table 17](#) describe the pin strap mapping.

**Table 16 Pin Names Used for Pin Strapping**

Ball Name	Ball Number	Configuration Item Description
GPC1	J18	PS_PHY_MADDR(4)
GPC2	J16	PS_PHY_MADDR(3)
GPC3	H17	PS_CLK_SEL
GPIO1	D5	PS_CLK_SEL1
GPIO2	P4	PS_RJ45_TAB
MDINT	G16	PS_MDINT_POLARITY
GPIO3	K4	PS_MDIO_VOLTAGE
GPC0	J17	PS_SUPER_ISOLATE

**Table 17 Pin Strapping Configuration Description**

Pin Strapping Signals	Description
PS_PHY_MADDR(4:3)	<b>MDIO Address</b> Specifies the most significant two bits of the MDIO address. The lowest three bits of the switch MDIO address are hard-coded to 0.
PS_MDINT_POLARITY	<b>MDIO Interrupt Polarity</b> Specifies the polarity of the MDIO interrupt. 0 <sub>B</sub> <b>HIGH</b> MDIO interrupt is active high. 1 <sub>B</sub> <b>LOW</b> MDIO interrupt is active low.
PS_RJ45_TAB	<b>RJ45 Tab Configuration</b> Specifies the tab-up or tab-down configuration of the RJ45. Each BASE-T port has the same configuration. 1 <sub>B</sub> <b>DOWN</b> Tab-down 0 <sub>B</sub> <b>UP</b> Tab-up
PS_MDIO_VOLTAGE	<b>MDIO Voltage</b> Specifies whether the maximum voltage level used by the MDIO signals is 3.3 V or 1.8 V. 0 <sub>H</sub> <b>LOW</b> MDIO_S, MDC_S, MDINT, MDIO_M, MDC_M, and GPIO0 signal pins are supplied with 1.8 V. In this configuration, V <sub>DDP</sub> must be supplied with 1.8 V. 1 <sub>H</sub> <b>NORMAL</b> MDIO_S, MDC_S, MDINT, MDIO_M, MDC_M, and GPIO0 signal pins are supplied with 3.3 V. In this configuration, V <sub>DDP</sub> must be supplied with 3.3 V.

**Table 17 Pin Strapping Configuration Description (cont'd)**

Pin Strapping Signals	Description
PS_CLK_SEL PS_CLK_SEL1	<b>Input Clock Selection</b> Specifies the input clock frequency used. MSB is PS_CLK_SEL1. LSB is PS_CLK_SEL. 11 <sub>B</sub> <b>25</b> 25 MHz 10 <sub>B</sub> <b>50</b> 50 MHz 01 <sub>B</sub> <b>RES</b> Reserved 00 <sub>B</sub> <b>RES</b> Reserved
PS_SUPER_ISOLATE	<b>Super Isolate</b> Specifies whether the PHY is immediately active after a reset or is halted until it is manually activated. 0 <sub>H</sub> <b>HALT</b> The PHYs are inactive after reset. 1 <sub>H</sub> <b>NORMAL</b> The PHYs are active after reset.

Alternative ways to configure the MxL86282 after the boot process are to use the MDIO interface and write into various control registers, as detailed in [Section 3.2](#) or to use the FCA.

### 3.2 Configuration via MDIO Management Interface

It is possible to connect an external controller's STA to the chip's slave MDIO interface. This allows access to the MDIO and MMD registers standardized in IEEE 802.3, enabling the STA to control the chip configuration and retrieve status information. The MDIO transactions are any of the three types described in IEEE 802.3 Clause 22, Clause 22 Extended, and Clause 45 [4].

Figure 4 and Table 18 show the minimum time required for the MDIO to be available for access.




Figure 4 MDIO Access Timing

Table 18 MDIO Ready Timing

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
MDIO Ready Time	$T_{MDIO}$	750	—	—	ms	

### 3.3 MDIO Master Interface

The MDIO master module provides the register interface to access the registers of external Ethernet PHYs.

The interface uses the serial protocol defined by IEEE 802.3, clause 22 or clause 45. It is possible to address up to 32 external devices through a 5-bit PHY address (PHYADR). Each MDIO access includes start type (clause 22 or 45), access type (address/read/write/post-increment command), 5-bit PHY address, 5-bit register/device address, and 16-bit read/write data.

The MDIO master interface shares pins with the GPIO function. When there is no requirement to access an external PHY or device via the MDIO master interface, the pins are configurable for GPIO or an alternative function as shown in the [Chapter 2 External Signals](#).

### 3.4 I<sup>2</sup>C Master Interface

The MxL86282 has two chip-integrated I<sup>2</sup>C master controllers to handle SFPs. The Inter-IC (I<sup>2</sup>C) Bus was developed by Philips Semiconductors (now NXP Semiconductors). This specification is compliant with [\[10\]](#).

The I<sup>2</sup>C is a simple, bi-directional half-duplex bus with data transfers of up to 100 Kbps in standard mode, up to 400 Kbps in fast mode, and up to 3.4 Mbps in high-speed (hs) mode.

I<sup>2</sup>C provides a protocol allowing devices to communicate directly with each other via two wires. One line is responsible for the clock synchronization (SCL), the other is responsible for the data transfer (SDA). The number of devices connected to the I<sup>2</sup>C bus is limited only by a maximum bus capacity of 400 pF. Each device is recognized by a unique address.

The two bi-directional bus lines, a Serial Data (SDA) line and a Serial Clock (SCL) line, are connected to a positive supply voltage via pull-up resistors. The output stages of devices must have an open drain to perform the required wired-AND function. One line is pulled low when one of the open-drain transistors is selected. Otherwise, no signal is asserted to the line. The external pull-up resistors lift the level to HIGH.

The I<sup>2</sup>C specification defines a master/slave relationship where each device works either as a transmitter or a receiver depending on the device function. This functionality is set in the initialization procedure of each module.

#### Features

- Two identical I<sup>2</sup>C controllers
- Master-mode supported
- Compatible to the I<sup>2</sup>C specification version 6.0, April 2014<sup>1)</sup>
- Data transfer in standard- (0 to 100 kBaud), fast- (0 to 400 kBaud), fast mode plus (0 to 1 Mbps) and high-speed mode (0 to 3.4 Mbps)

1) For deviations of timing values compared to the Philips Semiconductors (now NXP Semiconductors\*) specifications, see [Chapter 7 Electrical Characteristics](#).

### 3.5 Quad Serial Peripheral Interface

A Quad Serial Peripheral Interface (QSPI) is equipped to provide access to external Quad-SPI flash memory devices. The MxL86282 requires an external Quad-SPI flash memory to operate.

The QSPI supports:

- Up to 101.5625 MHz for single/double data rate
- eXecution In Place (XIP), fully memory mapped access for CPU
- Addressing up to 512 MB range

#### 3.5.1 Supported Flash Memory Devices

**Table 19** lists the qualified flash memory devices. However, it is possible for the user to select a device not present in the list after consideration of command compatibility and timing compatibility as listed in **Table 20**. The flash must support 101.5625 MHz single data rate.

**Table 19 Supported Flash Memory Devices**

Vendor	Model
Macronix	MX25L6433F
Winbond	W25Q64JV-DTR

**Table 20 Flash command and timing**

Instruction	Abbreviation	Command	Command Cycles	Address Cycles	Dummy Cycles	Data Cycles
Write Enable	WREN	06 <sub>H</sub>	8	0	0	0
Write Disable	WRDI	04 <sub>H</sub>	8	0	0	0
Read ID	RDID	9F <sub>H</sub>	8	0	0	24
Read Status Register	RDSR	05 <sub>H</sub>	8	0	0	8
Write Status Register	WRSR	01 <sub>H</sub>	8	0	0	8
Read Configuration Register	RDCR	15 <sub>H</sub>	8	0	0	8
Read Data Bytes	READ	03 <sub>H</sub>	8	24	0	8
Fast Read	FREAD	0B <sub>H</sub>	8	24	8	8
Quad Read	4READ	EB <sub>H</sub>	8	6	10	2
XIP	XIP	EB <sub>H</sub>	8	6	10	2 x n <sup>1)</sup>
Chip Erase	CE	C7 <sub>H</sub>	8	0	0	0
Block Erase	BE	D8 <sub>H</sub>	8	24	0	0
Sector Erase	SE	20 <sub>H</sub>	8	24	0	0
Page Program	PP	02 <sub>H</sub>	8	24	0	8 x n <sup>1)</sup>
Reset Enable	RSTEN	66 <sub>H</sub>	8	0	0	0
Reset	RST	99 <sub>H</sub>	8	0	0	0

1) n is the number of bytes

## 3.6 Switch Fabric Functional Description


This section provides a detailed functional description of the Switch Fabric.

### 3.6.1 Overview

The Switch Fabric is responsible for classifying, storing, and forwarding multiple data flows. It consists of storage buffer, packet queuing, and packet classification units. Ingress data received on one of the interfaces is classified and placed in the appropriate QoS queue in the shared buffer. Ingress policing and access control rules are applied to the received traffic and packets not compliant to the rules are discarded. Before a packet is fetched from the shared memory and transmitted on one or several of the egress interfaces, it is subjected to egress scheduling, rate shaping, and modification.

#### 3.6.1.1 Packet Flow

**Figure 5** describes a packet data flow through various stages of the switch. The flow starts on the top right corner.



**Figure 5** Packet Flow Diagram

---

Functional Description

The packet received on the ingress interface is stripped from the Ethernet Preamble and checked for correct CRC. The behavior when a reception error occurs is programmable. This determines whether the packet is discarded or not.

The received packet is classified in the Packet Classification Engine (PCE). The packet is assigned to one or several appropriate QoS queues, such as broadcast or multicast. The packet classification filtering determines whether the received packet is discarded.

Prior to accepting it to a certain queue, the packet is subject to metering and Weighted Random Early Detection (WRED) functions. Packets marked as non-conforming by the metering engine might be discarded by the WRED algorithm based on the configurable drop precedence.

The scheduling function, Strict Priority (SP) and/or Deficit Weighted Round Robin (DWRR), determines which queue is allowed to emit a packet. Prior to transmission on the egress side, the packet is subject to Rate Shaping. Packets scheduled for transmission are subject to egress specific header modification [1], such as, MAC address swap, special tag modification, OAM timer stamp modification, OAM packet counter field modification, DSCP and IP checksum modification, or VLAN tag modification.

### 3.6.1.2 Switch Fabric Control

For applications with managed mode of operation, the switch fabric on the MxL86282 is controlled by a switch driver executed on the Host SoC. The control interface is the slave MDIO interface. The same interface is used to configure the PHY MDIO and MMD registers using the switch driver. The switch driver is part of the Host SoC API software documented in the MxL86282 API [1].

In unmanaged mode, the switch fabric is pre-configured using the FCA, documented in [2].


### 3.7 Ethernet PHY Interface

The Ethernet PHY implements the physical layer of the Ethernet standard. It supports Digital Signal Processing (DSP) and Analog Signal Processing (ASP) functions in transmitting data over the twisted pair cable.

#### 3.7.1 Twisted Pair Interface

The Twisted Pair Interface (TPI) of the MxL86282 is fully compliant with IEEE 802.3. The MxL86282 integrates series resistors required to terminate the TPI links with a 100  $\Omega$  nominal impedance to facilitate a low-power implementation and reduce PCB costs. As a consequence, it is possible to connect the TPI pins directly via a transformer to the RJ45 connector. Additional external circuitry is required for common-mode termination and rejection as described in [Section 7.8.1](#).

[Figure 6](#) shows a schematic of the TPI circuitry taking these components into account.




**Figure 6 Twisted-Pair Interface of MxL86282 Including Transformer and RJ45 Plug**

#### 3.7.2 Transformerless Ethernet

Transformerless Ethernet (TLE) is required for backplane applications where the use of a transformer is not always required to fulfill the galvanic decoupling requirements of the isolation specifications. In such applications, removing the transformer reduces both the external bill of material and the space requirements on the PCB.

As the MxL86282 incorporates a voltage-mode line driver, the only stringent requirement is to use AC coupling, which is achievable using simple SMD type series capacitors. The value of the capacitors is selected such that the high-pass characteristics correspond to an equivalent standard transformer based application. The recommended value is  $C_{\text{coupling}} = 100 \text{ nF}$ . [Figure 7](#) shows the external circuitry for TLE.



**Figure 7 External Circuitry for the Transformerless Ethernet Application**

### 3.7.3 Auto-Negotiation

The MxL86282 supports auto-negotiation (ANEG) as part of the startup procedure to exchange capability information with the link partner. ANEG is enabled at the MxL86282 initialization and its 2.5 Gbps speed capability is advertised. The ANEG procedure is executed according to IEEE 802.3 Clause 28, Clause 40, and IEEE 802.3 Clause 126 [4]. When the link partner does not support ANEG, the MxL86282 determines the link speed configuration using parallel detection as described in Clause 28.

With MDIO commands, it is possible to disable ANEG and change the advertised link rates. The STA is also able to disable ANEG. In this situation, the system configuration must ensure compatibility between link partners to allow link up in a compatible mode.

**Attention: *STD\_CTRL.DPLX only takes effect when the ANEG process is disabled and the GPHY TPI is not operating in loopback mode, that is, bits STD\_CTRL.ANEN and STD\_CTRL.LB are set to zero. Forced half-duplex mode (STD\_CTRL.DPLX = 0b0) is only supported in 10BASE-T and 100BASE-TX speed modes. This field is ignored for higher speeds.***

### 3.7.4 Auto-Downspeed

The auto-downspeed (ADS) feature implements a process to renegotiate the link with a lower speed when the link quality is insufficient. The feature ensures maximum interoperability even in harsh, or inadequate, cable infrastructure environments. In particular, ADS is applied during the 2.5GBASE-T/1000BASE-T training phase. ADS is also required when the quality or characteristics of the cable in use cannot support the advertised speed. For example, it is possible to advertise 2.5GBASE-T/1000BASE-T during ANEG when both link partners are connected via a cable that does not support the 4-pair Gigabit Ethernet mode. The MxL86282 detects such a configuration to avoid repeating link up failures and clears the 2.5GBASE-T/1000BASE-T capability in the ANEG advertisement registers. After the resulting link down, the next ANEG procedure no longer advertises 1000BASE-T/2.5GBASE-T. The next link up is done at the next advertised speed below 1000 Mbps.

The MxL86282 also executes an ADS procedure when the signal quality is not suited to a 1000BASE-T/2.5GBASE-T link up due to increased alien noise or a loop length that significantly exceeds the standard specification.

When the MxL86282 is configured not to advertise a speed capability below 1000 Mbps, the ADS feature is automatically disabled.

### 3.7.5 Polarity Reversal Correction

For each of the 4 pairs, the MxL86282 automatically detects and corrects any inversion of the signal polarity on the P and N signals. The detection is done during the auto-negotiation phase. The detected polarity is frozen when the link is established, and remains unchanged until the link is dropped.

The polarity corrections applied are indicated in the register: PMA\_MGBT\_POLARITY (register 1.130); and are valid after auto-negotiation is complete.

### 3.7.6 Auto-Crossover Correction

To maximize interoperability, even in inadequate wiring environments, the MxL86282 automatically performs cable crossover (MDI-X) correction. Table 21 lists the supported pair-mappings detectable and correctable by the device.

The MxL86282 automatically detects and corrects crossed cable configuration, where the transmit-receive pairing between partners does not match. The auto-crossover function is fully compliant with IEEE 802.3, Clause 40.4.4 [4], in 1000BASE-T and 2.5GBASE-T mode.

The corrections applied are indicated in the register: PMA\_MGBT\_POLARITY (register 1.130) and are valid when auto-negotiation is complete.

**Table 21 Supported Twisted Pair Mappings on a Cat 5 or Better Cable**


Crossover Modes on RJ45 <sup>1)</sup>		RJ45 Pinning							
Mode	Description	1	2	3	4	5	6	7	8
11	Straight cable, standard compliant	TPIAP (A+)	TPIAN (A-)	TPIBP (B+)	TPICP (C+)	TPICN (C-)	TPIBN (B-)	TPIDP (D+)	TPIDN (D-)
00	Full Gigabit Ethernet MDI-X This is standard-compliant MDI-X with pair A/B swapped and pair C/D swapped.	TPIBP (B+)	TPIBN (B-)	TPIAP (A+)	TPIDP (D+)	TPIDN (D-)	TPIAN (A-)	TPICP (C+)	TPICN (C-)

1) This pin assignment is according to TIA/EIA-568-A/B.

### 3.7.7 RJ45 Tab Up or Tab Down Configuration

**Figure 8** shows that the RJ45 plug on the system PCB is solderable with the tab either up or down.

The difference between tab up and tab down is a swap in position between A and D, and a swap in position between B and C. The pin strap `PS_RJ45_TAB` allows the system designer to perform this configuration. As a result, a PCB layout does not need to be modified when a RJ45 tab up or down socket needs to be mounted. The single pin strap is applicable to all ports, which are either all tab down or all tab up.




**Figure 8 RJ45 Tab Up or Tab Down Configuration**

### 3.7.8 Wake-on-LAN

The MxL86282 supports WoL. The MxL86282 generates an interrupt to an external controller or to an internal controller when it detects special WoL Ethernet packets. This allows the controller to enter sleep mode when there is no Ethernet traffic to process, and be woken up when traffic starts. WoL packets are detected at all link speeds.

**Figure 9** shows the scenario when connected to an external device.



**Figure 9** WoL Application Block Diagram

The most commonly used WoL packet is called a magic packet, which contains the MAC address of the device to be woken up, and an optional password called SecureON. The MAC address and the optional SecureON password relevant for the WoL logic inside the MxL86282 are configurable in the WoL MDIO registers in the Vendor Specific 2, VSPEC2 MMD, device described in **Chapter 4**. When such a configured magic packet is received, an interrupt is issued.

**Table 22** gives an example programming sequence for these configuration registers.

**Table 22** Programming Sequence for the Wake-on-LAN Functionality

Step	Register Access	Remark
1	MDIO.MMD.WOLAD01 = EEFH <sub>H</sub>	Programs the fifth and sixth MAC address bytes.
2	MDIO.MMD.WOLAD23 = CCDDH <sub>H</sub>	Programs the third and fourth MAC address bytes.
3	MDIO.MMD.WOLAD45 = AABBH <sub>H</sub>	Programs the first and second MAC address bytes.
4	MDIO.MMD.WOLPW01 = 4455H <sub>H</sub>	Programs the fifth and sixth SecureON password bytes.
5	MDIO.MMD.WOLPW23 = 2233H <sub>H</sub>	Programs the third and fourth SecureON password bytes.
6	MDIO.MMD.WOLPW45 = 0011H <sub>H</sub>	Programs the first and second SecureON password bytes.
7	MDIO.PHY.IMASK.WOL = 1 <sub>B</sub>	Enables the wake-on-LAN interrupt mask.
8	MDIO.MMD.WOLCTRL.WOL.EN = 1 <sub>B</sub>	Enables wake-on-LAN functionality.

### 3.8 Ethernet SerDes Interface

The MxL86282 implements two Ethernet serial data interfaces. [Table 23](#) lists the data rates supported by the USXGMII interface.

The external PHY is able to initiate clause 37 auto-negotiation to change speed and new link up in SGMII and USXGMII modes.

**Table 23 Ethernet SerDes Interface Feature List**

Modes	Baudrate	Coding	Link Speed	IEEE Clause	Auto-Negotiation Clause
10G-(K)R/XFI/SFI	10.3125 GT/s	64b/66b	10 Gbps	49	NA
2.5G-(K)X	3.125 GT/s	8b/10b	2.5 Gbps	36	NA
SGMII-1G	1.25 GT/s	8b/10b	1 Gbps, 100 Mbps, and 10 Mbps	36	37
SGMII-2.5G	3.125 GT/s	8b/10b	2.5 Gbps	36	NA
2.5G-USXGMII-1P	2.578125 GT/s	64b/66b	2.5 Gbps, 1 Gbps, 100 Mbps, and 10 Mbps	49	37
10G-USXGMII-1P	10.3125 GT/s	64b/66b	10 Gbps, 5 Gbps, 2.5 Gbps, 1 Gbps, 100 Mbps, and 10 Mbps	49	37

#### 3.8.1 Ethernet SerDes Interface Configuration at Power On

Use a flash or management interface to configure the SerDes interface before bringing the interface up. The FCA, documented in [\[2\]](#), can be used to pre-configure this interface before programming the FW in the flash. For the managed mode of operation, the MDIO management interface can also be used to configure this interface via API [\[1\]](#).

### 3.9 LED Interface

This section describes the LED interface.

#### 3.9.1 LED

The MxL86282 allows 24 synchronized LEDs to be used for visual status indication. Each LED pin drives either a single color LED or dual color LED.


#### 3.9.2 LED Configuration

The MxL86282 API [1] describing the driver software executed on the Host SoC must be followed to configure this interface. When there is no Host SoC attached, it is possible for the configurations to be done in the FCA [2].


**Figure 10** shows the external LED connected to either ground or the power rail in single color mode.

**Figure 11** and **Figure 12** show the connection of single and dual color LEDs when the pin is also used for pin strapping.


*Note: These figures do not show the full recommended circuits with all the necessary components. Refer to the relevant HDK/EVK PCB design documentation for more details.*



**Figure 10 LED Connection Options to Ground or Power Supply**



**Figure 11 Connection of a Dual Color LED and Configuring Pin Strap Value**



**Figure 12 Connection of a Single Color LED and Configuring Pin Strap Value**

### 3.9.3 LED Brightness Control

There are two LED brightness modes configurable by the API [1] for the managed mode, or FCA [2] for the unmanaged mode, based on the system requirement.

- LED Brightness Level Maximum Mode  
Fixed level signal (no pulses) for maximum brightness, also available as a control signal for other purposes.
- LED Brightness Level Control Mode (Constant Mode)  
Allows the configuration of 16 levels of LED brightness. See [Brightness Control](#).


#### Brightness Control

This block controls the brightness of the LED by controlling the time duration for which the LED is on/off. The persistence characteristic of the eye causes it to perceive this as LED brightness. When LED is off, the output is disabled. When the LED is on, the output is enabled. The brightness control affects the LED output enable directly.

[Figure 13](#) shows the brightness control frequency is 81.25 Hz, where each period is divided into 64 slots.

In the LED brightness level maximum mode, the LED is enabled in all 64 slots, as shown in brightness level 0 which is the maximum brightness.

In the LED brightness level control mode, the LED is enabled for  $n$  consecutive slots, where  $n$  is determined by the configured brightness level. The figure shows the brightness level in active low mode, whereby brightness level 15 is the minimum brightness.



**Figure 13 LED Brightness Control by Controlling LED Output Enable/Disable**

### 3.10 Power Management

This section describes the power management functions of the MxL86282 integrated Ethernet PHY.


#### 3.10.1 Power States

**Figure 14** illustrates the power states and transitions of each integrated Ethernet PHY.

In this state diagram, the (0.11) syntax corresponds to the value of bit 11 from register 0 in device 0, which is `STD_CTRL.PD`. This is the Power Down (PD) bit in `MDIO STD_CTRL`, described in [Chapter 4](#). The STA is able to use this `STD_CTRL.PD` field to bring the physical interface into the SLEEP state.

The other states are automatically entered by the MxL86282 depending on the context, and following the IEEE protocol. This is done without any intervention from the STA.

The Normal Link Pulse (NLP) and Fast Link Pulse (FLP) are received on the TPI from a link partner and used to wake up the MxL86282 and enter auto-negotiation.



**Figure 14** State Diagram for Power Down State Management

#### 3.10.2 RESET PWRUP

The MxL86282 starts up in the RESET Power Up (PWRUP) state after either a hardware reset or power up.

After initialization, the PHYs always transition to the [SCAN \(ANEG\) State](#).

#### 3.10.3 POWER DOWN State

The POWER DOWN state is entered by setting the PD bit (0.11) of the MDIO standard register `STD_CTRL` to 1, regardless of the current state of the device. The POWER DOWN state corresponds to power down as specified in IEEE 802.3, Clause 22.2.4.1.5. Some signal processing blocks are stopped to save energy, but the MxL86282 still responds to MDIO messages.

Exiting the POWER DOWN state is triggered by setting the PD bit (0.11) of `STD_CTRL` to 0, which initiates a transition to the [SCAN \(ANEG\) State](#).

### 3.10.4 SCAN (ANEG) State

The SCAN state differs from the SLEEP state in that the receiver periodically scans for signal energy or FLP bursts on the TPI. There is no transmission in this state. When an FLP burst is received, the MxL86282 enters the auto-negotiation protocol to exchange capabilities with the link partner and establish a data link in the **NORMAL State**.

### 3.10.5 PING (ANEG) State

The PING state is similar to the **SCAN (ANEG) State** except that the transceiver transmits an FLP burst onto the TPI for a programmable amount of time. This is used to wake potential link partners from the **POWER DOWN State**. This state corresponds to the state of ANEG described in Clause 28 of the IEEE standard [4].

### 3.10.6 Low-Power State

The MxL86282's Low-Power (LP) state is enabled by configuring the MDIO register `PHY_CTL2.LP`. The LP state is entered automatically when there is no Ethernet cable connected to the MxL86282. The MxL86282 firmware detects this condition when no energy or Link Pulse is present on the TPI and enters the LP state. It is intended to set the MxL86282 into its maximum power saving state. In this state, most digital domains are in reset. Only a minimal amount of circuitry (analog/digital) operates to detect signal energy on the receiver of a TPI and trigger a wake-up.

When the port is in the LP state, the STAs do not have access to the corresponding MDIO/MMD registers.

The LP state is exited upon detection of signal energy on the twisted pair (either NLP or FLP). The port transitions to the **RESET PWRUP** state automatically. The STA host is also able to trigger an LP state exit by applying an API [1] to wake up the specific port that entered the LP state.

It is possible for the STA host to be informed of the LP entry condition. By setting the `PHY_IMASK.LP` bit to ACTIVE, the STA requests the MDINT interrupt from the port when the entry conditions are met. **Figure 15** shows all the LP related control bits and communication mechanism between the STA and the MxL86282.

It is possible for the STA host to be informed of the LP exit condition. By setting the `VSPEC1_IMASK.CDET` bit to ACTIVE, the STA requests the MDINT interrupt from the port when energy on the link is detected during auto-negotiation. Even when none of the ports are in the LP state, this interrupt is triggered whenever energy is first detected on the link. When the STA triggers the LP state exit via a wake-up request, and there is no energy on the link after the LP state exit, no interrupt is asserted.

**Attention: An active-high MDINT in push-pull mode (default is tristate mode) is not supported in the LP mode.**

**Attention: VSPEC1\_IMASK.CDET is not supported in forced speed 10BASE-T/100BASE-TX mode. Auto-negotiation is required to support this feature.**




Figure 15 Low Power Sequence

**Functional Description**
**Table 24 Low Power State Entry and Exit Sequence**

Step	State	Remark
1	ACTIVE The LP feature is enabled by setting <code>PHY_CTL2.LP = 1</code>	Use the MDIO register <code>PHY_CTL2.LP</code> to enable or disable the LP feature.
2	ANEG, Ability Detect	The firmware detects no energy on the cable when no FLP is received for a long period of time. When the LP feature is not enabled, this time is fixed to between 6.4 and 9.6 seconds. When the LP feature is enabled, this time is configured using the <code>VSPEC1_LOW_POWER_ENTRY_TIME.LPE_TIM</code> register. Time in seconds = 4 x value programmed. Default time is 4 seconds. ( <code>VSPEC1_LOW_POWER_ENTRY_TIME.LPE_TIM = 1</code> ). There is an initial time of between 2.4 and 5.6 seconds, which adds on to the programmed time.
3	LP Entry Timer	This time is configured with the <code>VSPEC1_LOW_POWER_ENTRY_TIME.LPE_TIM</code> register. The value is set in steps of 4 seconds. The default time is 4 seconds.
4	LP Entry	The MxL86282 saves MDIO LP persistent registers. An interrupt is sent to indicate entry into the LP state.
5	LP State	Power consumption is saved in this state. The MxL86282 listens to energy pulses from the link partner ANEG as a condition to trigger an exit from the LP state. Only a minimal amount of circuitry operates to detect signal energy on TPI and trigger a wake-up. The port LEDs and MDIO interface are disabled.
6	LP Exit (Option 1) Based on energy detected on the cable	The MxL86282 restores the configurations in the MDIO registers. An interrupt is sent to indicate an exit from the LP state.
7	LP Exit (Option 2) Based on a wake-up request from the STA	The STA is able to request an LP exit by using a provided API. The MxL86282 restores the configurations in the MDIO registers. No interrupt is sent to notify LP exit. Not applicable if MxL86282 is not managed via MDIO.
8	ANEG, LINK-UP, and ACTIVE	The MxL86282 operates in normal power modes.

These are persistent MDIO registers saved and restored during LP entry-exit.

1. STD\_CTRL.SSM
2. STD\_CTRL.DPLX
3. STD\_CTRL.ANEN
4. STD\_CTRL.SSL
5. STD\_AN\_ADV.TAF
6. STD\_AN\_ADV.XNP
7. STD\_GCTRL.MBTHD
8. STD\_GCTRL.MBTFD
9. STD\_GCTRL.MSPT
10. STD\_GCTRL.MS
11. STD\_GCTRL.MSEN
12. PHY\_IMASK
13. PHY\_CTL1.AMDIX
14. PHY\_CTL1.MDIAB
15. PHY\_CTL1.MDICD
16. PHY\_CTL1.POLA
17. PHY\_CTL1.POLB
18. PHY\_CTL1.POLC
19. PHY\_CTL1.POLD
20. PHY\_CTL2.LPI
21. PHY\_CTL2.ANPD
22. PHY\_CTL2.PSCL
23. PHY\_CTL2.LP
24. PHY\_CTL2.STICKY
25. PHY\_CTL2.SDETP
26. PHY\_LED
27. ANEG\_CTRL.ANEG\_ENAB
28. ANEG\_MGBT\_AN\_CTRL.LDL
29. ANEG\_MGBT\_AN\_CTRL.FR
30. ANEG\_MGBT\_AN\_CTRL.FR2G5BT
31. ANEG\_MGBT\_AN\_CTRL.AB2G5BT
32. ANEG\_MGBT\_AN\_CTRL.PT
33. ANEG\_MGBT\_AN\_CTRL.MS\_MAN\_EN
34. ANEG\_MGBT\_AN\_CTRL.MSCV
35. ANEG\_EEE\_AN\_ADV1.EEE\_100BTX
36. ANEG\_EEE\_AN\_ADV1.EEE\_1000BT
37. ANEG\_EEE\_AN\_ADV2.EEE2G5
38. ANEG\_MGBT\_AN\_CTRL2.THPBYP2G5
39. VSPEC1\_NBT\_DS\_CTRL.NO\_NRG\_RST
40. VSPEC1\_NBT\_DS\_CTRL.DOWNSHIFTEN
41. VSPEC1\_NBT\_DS\_CTRL.DOWNSHIFT\_THR
42. VSPEC1\_NBT\_DS\_CTRL.NRG\_RST\_CNT
43. VSPEC1\_NBT\_DS\_CTRL.FORCE\_RST
44. VSPEC1\_LED0
45. VSPEC1\_LED1
46. VSPEC1\_LED2
47. VSPEC1\_PM\_CTRL
48. VSPEC1\_LOW\_POWER\_ENTRY\_TIME.LPE\_TIM
49. VSPEC1\_IMASK
50. VSPEC1\_FRCTL.CAP\_EXT

51. VSPEC1\_FRCTL.CAP\_TXDIS  
52. VSPEC1\_FRCTL.CAP\_THPBYP  
53. VSPEC1\_FRCTL.CAP\_CISCO  
54. VSPEC1\_FRCTL.CAP\_IEEE  
55. VSPEC1\_FRCTL.MAX\_FR\_RETRY  
56. VSPEC2\_WOL\_CTRL  
57. VPSPEC2\_WOL\_AD01  
58. VPSPEC2\_WOL\_AD23  
59. VPSPEC2\_WOL\_AD45  
60. VPSPEC2\_WOL\_PW01  
61. VPSPEC2\_WOL\_PW23  
62. VPSPEC2\_WOL\_PW45

### 3.10.7 NORMAL State

The NORMAL state is used to establish and maintain a link connection. When a connection is dropped, the MxL86282 moves back into the **SCAN (ANEG) State**.

### 3.10.8 Low Power IDLE State - Energy-Efficient Ethernet

The IEEE 802.3 standard [4] describes the EEE operation supported by the MxL86282 in the various speeds of 100BASE-TX, 1000BASE-T, and 2.5GBASE-T. The general idea of EEE is to save power during periods of low link utilization. Instead of sending active idle data, the transmitters are switched off for a short period of time. This is called the quiet period. The link is kept active by means of a frequent refresh cycle initiated by the PHY itself while in the low power state. This sequence is repeated until a wake request is generated by one of the link partner MACs. The MxL86282 follows the IEEE 802.3 standard regarding EEE. Figure 16 illustrates the principle. This state is entered automatically when the low power idle conditions are met.




Figure 16 EEE Low Power Idle Sequence

### 3.11 Field Firmware Upgrade

The MxL86282 provides a Firmware Field Upgrade (FFU) feature that allows feature and functional enhancements of the MxL86282 in the field.

It is possible to download a new firmware image via the MxL86282 to a serial flash memory device connected to the MxL86282's QSPI. The MxL86282 is then able to fetch the upgraded firmware from the flash memory after a reboot.

The supported options for upgrading the firmware image are:

- The firmware is upgradeable over the MDIO slave interface to the flash memory device for managed mode.
- The firmware is upgradeable in unmanaged mode if an external device is attached to interact over the MDIO slave interface, similar to the managed mode.
- In addition firmware download into "empty" flash is supported over MDIO slave interface.

The MxL86282 API [\[1\]](#) describing the driver software executed on the external processor must be followed to execute this feature. It provides information on the update/download process and which actions are required in the external processor application.

Security feature to prevent flash memory wear-out due to frequent updates (flash anti-wear out) is not supported within the MxL86282. When the system to which the MxL86282 is attached mandates such features, they must be supported by the system itself. Flash memory components typically support a minimum of 100,000 erase/program cycles, so flash wear-out is unlikely. However, ensuring a minimum interval between flash updates decreases the likelihood of wear-out. An interval of one hour sets the minimum time before wear-out to longer than 11 years. The system is also expected to ensure that the firmware is only installed when a new firmware is available and does not attempt to install a new firmware after every reboot.

Security feature to prevent rollback of the image to a previous version (anti-rollback) is supported within the MxL86282. The MxL86282 verifies that the new firmware has a higher or same security version number (SVN) than the previously installed firmware before executing it. If this step fails due to the firmware SVN being a lower version, the MxL86282 resets itself and waits for the host SoC to download a new image to the flash memory over the MDIO slave interface. If the system does not desire to have this anti-rollback feature, MaxLinear will deliver firmware images with fixed SVN, such that the security check will always pass.

## 4 MDIO and MMD Register Interface Description

This chapter describes the MDIO and MMD registers available to support the MxL86282 feature set. These registers are accessible by an external management entity (called STA in IEEE) to control, configure, or read the status of the MxL86282. After power-on, the MxL86282 resets the MDIO and MMD registers to default values sufficient to operate without specific programming.

All the register definitions, behaviors, and fields are strictly compliant with IEEE 802.3. Refer to IEEE 802.3 [\[4\]](#) for more information about the registers. The only registers not referenced in IEEE 802.3 are two register groups that are vendor-specific: VSPEC1 and VSPEC2. These allow custom functions related to MxL86282.

In the register descriptions, the section or table references refer to the IEEE 802.3 [\[4\]](#).

### 4.1 MDIO-specific Terminology

This list describes how the common IEEE 802.3 terms relate to MDIO and MMD register concepts discussed in this chapter.

- **STA:** Station Management. A host connected to the MDIO interface. STAs are generally Media Access Controllers (MACs). The STA drives the MDIO bus as a clock master and the MxL86282 is an MDIO slave.
- **Host:** Used as a synonym of STA in this document.
- **PHY:** Physical Layer. In the MxL86282, this encompasses Analog Signal Processing, Digital Signal Processing, and Physical Coding Sublayer (PCS). The PHY contains several sublayers that are individually manageable entities known as MDIO manageable devices (MMDs).
- **MMD:** MDIO Manageable Device. The list of MMDs available in the MxL86282 is in [Section 4.3](#).
- **Device:** In the context of the MDIO/MMD registers, a device is a register bank grouped by logical sublayers of the PHY layer.
- **Clause:** Refers to a particular section of the IEEE 802.3 standard [\[4\]](#). In particular, Clause 22 describes MDIO device 0 and Clause 45 describes the other MMDs.
- **MII:** Media Independent Interface. This encompasses the MDIO and the (G)MII as described in Clause 22. STD registers in device 0 are also called MII registers.

## **4.2 Register Naming and Numbering**

The register numbering convention in this document is similar to that of IEEE 802.3.

The numbering syntax uses three numbers, a.b.c, as specified in IEEE 802.3, paragraph 45.1 [4], and the notation is generalized to Clause 22 registers in device 0 STD. The alphanumeric syntax also uses the same structure and uses the names of the MMD devices, registers, and register fields separated by underscores and dots.

### **4.2.1 Register Numbering**

The syntax is as follows, with a, b, and c written as decimal numbers:

a.b.c = <DEVICE\_NUMBER>.<REGISTER\_NUMBER>.<FIELD\_NUMBER>

When the last indicator (c) is omitted, the register numbering refers to the full register.

When a field is more than a single bit, the bit range is indicated using a colon (for example, 1:3 is the field of bits 1 to 3). In an MDIO register, the least significant bit is bit 0 and most significant bit is bit 15. All MDIO registers are 16-bit wide.

### **4.2.2 Register Naming**

The syntax is as follows, with AA, BB, and CC written as alphanumeric strings:

AA\_BB.CC = <DEVICE\_NAME>\_<REGISTER\_NAME>.<FIELD\_NAME>

When the last indicator (CC) is omitted, the register naming refers to the full register.

The fields named RES, RES1, and RES2 refer to reserved fields as per IEEE 802.3.

### **4.2.3 Examples**

STD\_STAT.ANOK is the name of the field 0.1.5, which indicates that auto-negotiation is complete.

ANEG\_CTRL.ANEG\_RESTART is the name of the field 7.0.9, which allows the STA to restart the Ethernet ANEG procedure.

ANEG\_PHYID1 is the complete 16-bit register number 7.2, for the PHY identifier 1 number.

VSPEC1\_LED1.BLINKS is the 4-bit wide field number 30.2.15:12, which contains LED1 slow blinking configuration.

### 4.3 MMD Devices Present in MxL86282

The MMD devices implement groups of standardized registers under the management of the STA.

**Table 25 MDIO/MMD Devices Present in MxL86282**

MDIO/MMD Name	Device Number (decimal)	Description
STD	0	MDIO Standard Device as described in Clause 22. This also contains a number of MxL86282-specific PHY registers.
PMAPMD	1	Control and status registers related to the PMA/PMD signal processing modules
PCS	3	Control and status registers related to the PCS encoding/decoding device
ANEG	7	Control and status registers related to the auto-negotiation device
VSPEC1	30	MxL86282-specific LED control and other MxL86282-specific control
VSPEC2	31	MxL86282-specific WoL control

#### 4.4 Responsibilities of the STA

The MxL86282 responds to all published register addresses for the device and returns a value of zero for undefined and unsupported registers.

In accordance with IEEE 802.3 guidelines, it is the responsibility of the STA entity to ensure that mutually acceptable speeds are applied consistently across all the MMDs of the MxL86282.

The MxL86282 ignores writes to the PMA/PMD speed selection bits that select speeds not advertised in the PMA/PMD speed ability register. The PMA/PMD speed selection defaults to a supported ability.

API [\[1\]](#) will be provided to access the PHY MDIO and MMD registers, which cannot be accessed directly.

## 4.5 MDIO Access Protocols to Read / Write Registers

All the MDIO/MMD registers are accessible from an external chip connected to the MDIO bus on the MDIO and MDC pins. The MxL86282 supports several MDIO frame protocols:

- Clause 22: To access Device 0
- Clause 22 Extended: To access other devices using the indirection scheme specified by IEEE 802.3
  - Dev 1: PMAPMD
  - Dev 3: PCS
  - Dev 7: ANEG
  - Dev 30: VSPEC1
  - Dev 31: VSPEC2
- Clause 45: to access all devices

Both Clause 22 Extended and Clause 45 are used to access MMD devices. However, the mechanism implemented in the MxL86282 provides faster speeds using Clause 45. It creates differences in latencies in the MDIO reply:

- The Clause 22 Extended protocol involves an indirect mechanism.
- The Clause 45 protocol provides faster replies.

The Clause 22 registers are accessed using the Clause 45 electrical interface and the Clause 22 management frame structure. Refer to IEEE 802.3 section 45 [\[4\]](#).

## 5 PHY MDIO Registers Detailed Description

**Table 26 Register Access Type**

Mode	Symbol
Read-Only Register (Status or Ability Register)	RO
Read-Write Register (MDIO Register)	RW
Read-Write Self-Clearing Register (bit cleared after read from MDIO)	RWSC
Read-Only Self-Clearing Register (bit cleared after read from MDIO)	ROSC
Read-Only Latching Low Register	ROLL
Read-Only Latching High Register	ROLH

## 5.1 Standard Management Registers

This section describes the IEEE 802.3 standard management registers corresponding to Clause 22.

**Table 27 Registers Overview- Standard Management Registers**

Register Short Name	Register Long Name	Reset Value
<b>STD_CTRL</b>	STD Control (Register 0.0)	3040 <sub>H</sub>
<b>STD_STAT</b>	Status Register (Register 0.1)	7949 <sub>H</sub>
<b>STD_PHYID1</b>	PHY Identifier 1 (Register 0.2)	C133 <sub>H</sub>
<b>STD_PHYID2</b>	PHY Identifier 2 (Register 0.3)	5400 <sub>H</sub> <sup>1)</sup>
<b>STD_AN_ADV</b>	Auto-Negotiation Advertisement (Register 0.4)	9DE1 <sub>H</sub>
<b>STD_AN_LPA</b>	Auto-Negotiation Link Partner Ability (Register 0.5)	1DE0 <sub>H</sub>
<b>STD_AN_EXP</b>	Auto-Negotiation Expansion (Register 0.6)	0064 <sub>H</sub>
<b>STD_AN_NPTX</b>	Auto-Negotiation Next Page Transmit Register (Register 0.7)	2001 <sub>H</sub>
<b>STD_AN_NPRX</b>	Auto-Negotiation Link Partner Received Next Page Register (Register 0.8)	0000 <sub>H</sub>
<b>STD_GCTRL</b>	Gigabit Control Register (Register 0.9)	0200 <sub>H</sub>
<b>STD_GSTAT</b>	Gigabit Status Register (Register 0.10)	0000 <sub>H</sub>
<b>STD_MMDCTRL</b>	MMD Access Control Register (Register 0.13)	0000 <sub>H</sub>
<b>STD_MMDDATA</b>	MMD Access Data Register (Register 0.14)	0000 <sub>H</sub>
<b>STD_XSTAT</b>	Extended Status Register (Register 0.15)	2000 <sub>H</sub>

1) For the device specific reset value, see the Product and Package Naming table in the [Product Ordering Information](#) chapter.

### 5.1.1 Standard Management Register Descriptions

This section describes all the STD registers in detail.

#### STD Control (Register 0.0)

This register controls the main functions of the PHY.

IEEE Standard Register=0.0

#### STD\_CTRL

#### STD Control (Register 0.0)

Reset Value

3040<sub>H</sub>

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RST	LB	SSL	ANEN	PD	ISOL	ANRS	DPLX	COL	SSM						RES
RWSC	RW	RW	RW	RW	RW	RWSC	RW	RW	RW						RO

Field	Bits	Type	Description
RST	15	RWSC	<b>Reset</b> Resets the PHY to its default state. Active links are terminated. This is a self-clearing bit, which is set to zero by the hardware after a reset is performed. 0 <sub>B</sub> <b>NORMAL</b> Normal operational mode 1 <sub>B</sub> <b>RESET</b> Resets the device.
LB	14	RW	<b>Loopback on GMII</b> This mode enables looping back of MII data from the transmit to the receive direction. No data is transmitted to the Ethernet PHY. The device operates at the selected speed. The collision signal remains de-asserted unless otherwise forced by the collision test. 0 <sub>B</sub> <b>NORMAL</b> Normal operational mode 1 <sub>B</sub> <b>ENABLE</b> Closes the loopback from Tx to Rx at xMII.
SSL	13	RW	<b>Forced Speed Selection LSB</b> This bit only takes effect when bit ANEN is set to zero, which disables the auto-negotiation process. This is the lower bit (LSB) of the forced speed selection and is used in conjunction with the higher bit (MSB). The standard procedure to force 2500 Mbps operation (when ANEG is disabled) is to program PMA_CTRL with 1.0.6 = 1.0.13 = 1 and 1.0.5:2 = [0 1 1 0]. The GPHY mirrors 1.0.6, 1.0.13 and 0.0.6, 0.0.13. This is the MSB LSB bit value encoding: 00 <sub>B</sub> 10 Mbps 01 <sub>B</sub> 100 Mbps 10 <sub>B</sub> 1000 Mbps 11 <sub>B</sub> Reserved, defaults to 2500 Mbps operation when the PMA_CTRL register 1.0.5:2 equals [0 1 1 0].

Field	Bits	Type	Description (cont'd)
ANEN	12	RW	<b>Auto-Negotiation Enable</b> Allows enabling and disabling of the auto-negotiation process capability of the PHY. When enabled, the force bits for duplex mode (CTRL.DPLX) and the speed selection (CTRL.SSM, CTRL.SSL) become inactive; otherwise, the force bits define the PHY operation. 0 <sub>B</sub> <b>DISABLE</b> Disables the auto-negotiation protocol. 1 <sub>B</sub> <b>ENABLE</b> Enables the auto-negotiation protocol.
PD	11	RW	<b>Power Down</b> Forces the device into a power down state (SLEEP) in which power consumption is the bare minimum required to still maintain the MII management interface communication. When activating the power down functionality, the PHY terminates active data links. The MII interface is also stopped in power down mode. 0 <sub>B</sub> <b>NORMAL</b> Normal operational mode 1 <sub>B</sub> <b>POWERDOWN</b> Forces the device into power down mode.
ISOL	10	RW	<b>Isolate</b> The isolation mode isolates the PHY from the MAC. The MAC interface inputs are ignored, whereas the MAC interface outputs are set to tristate (high-impedance). 0 <sub>B</sub> <b>NORMAL</b> Normal operational mode 1 <sub>B</sub> <b>ISOLATE</b> Isolates the PHY from the MAC.
ANRS	9	RWSC	<b>Restart Auto-Negotiation</b> Restarts the auto-negotiation process on the MDI. This bit does not have any effect when auto-negotiation is disabled using CTRL.ANEN. This bit is self-clearing after the auto-negotiation process is initiated. 0 <sub>B</sub> <b>NORMAL</b> Stays in current mode. 1 <sub>B</sub> <b>RESTART</b> Restarts auto-negotiation.
DPLX	8	RW	<b>Forced Duplex Mode</b> This bit only takes effect when bit CTRL.ANEN is set to zero, which disables the auto-negotiation process. This bit controls the forced duplex mode. It allows forcing of the PHY into full-duplex or half-duplex mode. This bit does not take effect in loopback mode, when bit CTRL.LB is set to 1 <sub>B</sub> . It is only possible to force the duplex mode to half-duplex in 10BASE-T and 100BASE-TX speed modes. This field is ignored for higher speeds. 0 <sub>B</sub> <b>HD</b> Half-duplex 1 <sub>B</sub> <b>FD</b> Full-duplex
COL	7	RW	<b>Collision Test</b> Allows testing of the COL signal at the xMII interface. When the collision test is enabled, the state of the TX_EN signal is looped back to the COL signal within a minimum latency. 0 <sub>B</sub> <b>DISABLE</b> Normal operational mode 1 <sub>B</sub> <b>ENABLE</b> Activates the collision test.

Field	Bits	Type	Description (cont'd)
SSM	6	RW	<p><b>Forced Speed Selection MSB</b></p> <p>This bit only takes effect when bit ANEN is set to zero, which disables the auto-negotiation process. This is the higher bit (MSB) of the forced speed selection and is used in conjunction with the lower bit (LSB).</p> <p>The preferred way to force 2500 Mbps operation (when ANEG is disabled) is to program PMA_CTRL with 1.0.6 = 1.0.13 = 1 and 1.0.5:2 = [0 1 1 0].</p> <p>The GPHY mirrors 1.0.6, 1.0.13 and 0.0.6, 0.0.13.</p> <p>This is the MSB LSB bit value encoding:</p> <p>00<sub>B</sub> 10 Mbps  01<sub>B</sub> 100 Mbps  10<sub>B</sub> 1000 Mbps  11<sub>B</sub> Reserved, defaults to 2500 Mbps operation when the PMA_CTRL register 1.0.5:2 equals [0 1 1 0].</p>
RES	5:0	RO	<p><b>Reserved</b></p> <p>Write as zero, ignore on read.</p>

**Status Register (Register 0.1)**

This register contains status and capability information about the device. All the bits are read-only. A write access by the MAC does not have any effect. Refer to IEEE 802.3 22.2.4.2.

IEEE Standard Register=0.1

**STD\_STAT**
**Reset Value**
**Status Register (Register 0.1)**
**7949<sub>H</sub>**


15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>CBT4</b>	<b>CBTX F</b>	<b>CBTX H</b>	<b>XBTF</b>	<b>XBTH</b>	<b>CBT2F</b>	<b>CBT2 H</b>	<b>EXT</b>	<b>RES</b>	<b>MFPS</b>	<b>ANOK</b>	<b>RF</b>	<b>ANAB</b>	<b>LS</b>	<b>JD</b>	<b>XCAP</b>
ro	ro	ro	ro	ro	ro	ro	ro	ro	ro	ro	ro	ro	ro	ro	ro

Field	Bits	Type	Description
CBT4	15	RO	<b>IEEE 100BASE-T4</b> Specifies the 100BASE-T4 ability. 0 <sub>B</sub> <b>DISABLED</b> PHY does not support this mode. 1 <sub>B</sub> <b>ENABLED</b> PHY supports this mode.
CBTXF	14	RO	<b>IEEE 100BASE-TX Full Duplex</b> Specifies the 100BASE-TX full duplex capability. 0 <sub>B</sub> <b>DISABLED</b> PHY does not support this mode. 1 <sub>B</sub> <b>ENABLED</b> PHY supports this mode.
CBTXH	13	RO	<b>IEEE 100BASE-TX Half-Duplex</b> Specifies the 100BASE-TX half-duplex capability. 0 <sub>B</sub> <b>DISABLED</b> PHY does not support this mode. 1 <sub>B</sub> <b>ENABLED</b> PHY supports this mode.
XBTF	12	RO	<b>IEEE 10BASE-T Full-Duplex</b> Specifies the 10BASE-T full-duplex capability. 0 <sub>B</sub> <b>DISABLED</b> PHY does not support this mode. 1 <sub>B</sub> <b>ENABLED</b> PHY supports this mode.
XBTH	11	RO	<b>IEEE 10BASE-T Half-Duplex</b> Specifies the 10BASE-T half-duplex capability. 0 <sub>B</sub> <b>DISABLED</b> PHY does not support this mode. 1 <sub>B</sub> <b>ENABLED</b> PHY supports this mode.
CBT2F	10	RO	<b>IEEE 100BASE-T2 Full-Duplex</b> Specifies the 100BASE-T2 full-duplex capability. 0 <sub>B</sub> <b>DISABLED</b> PHY does not support this mode. 1 <sub>B</sub> <b>ENABLED</b> PHY supports this mode.
CBT2H	9	RO	<b>IEEE 100BASE-T2 Half-Duplex</b> Specifies the 100BASE-T2 half-duplex capability. 0 <sub>B</sub> <b>DISABLED</b> PHY does not support this mode. 1 <sub>B</sub> <b>ENABLED</b> PHY supports this mode.

Field	Bits	Type	Description (cont'd)
EXT	8	RO	<b>Extended Status</b> The extended status registers are used to specify 1000 Mbps speed capabilities in the register XSTAT. 0 <sub>B</sub> <b>DISABLED</b> No extended status information available in register 15 1 <sub>B</sub> <b>ENABLED</b> Extended status information available in register 15
RES	7	RO	<b>Reserved</b> Ignore when read.
MFPS	6	RO	<b>Management Preamble Suppression</b> Specifies the Management Frame (MF) preamble suppression ability. 0 <sub>B</sub> <b>DISABLED</b> PHY requires management frames with preamble. 1 <sub>B</sub> <b>ENABLED</b> PHY accepts management frames without preamble.
ANOK	5	RO	<b>Auto-Negotiation Completed</b> Indicates whether the auto-negotiation process is completed or in progress. 0 <sub>B</sub> <b>RUNNING</b> Auto-negotiation process is in progress. 1 <sub>B</sub> <b>COMPLETED</b> Auto-negotiation process is completed.
RF	4	ROLH	<b>Remote Fault</b> Indicates the detection of a remote fault event. GPHY does not indicate RF. 0 <sub>B</sub> <b>INACTIVE</b> No remote fault condition detected 1 <sub>B</sub> <b>ACTIVE</b> Remote fault condition detected
ANAB	3	RO	<b>Auto-Negotiation Ability</b> Specifies the auto-negotiation ability. 0 <sub>B</sub> <b>DISABLED</b> PHY is not able to perform auto-negotiation. 1 <sub>B</sub> <b>ENABLED</b> PHY is able to perform auto-negotiation.
LS	2	ROLL	<b>Link Status</b> Indicates the link status of the PHY to the link partner. 0 <sub>B</sub> <b>INACTIVE</b> The link is down. No communication with link partner possible. 1 <sub>B</sub> <b>ACTIVE</b> The link is up. Data communication with link partner is possible.
JD	1	ROLH	<b>Jabber Detect</b> Indicates that a jabber event was detected. 0 <sub>B</sub> <b>NONE</b> No jabber condition detected 1 <sub>B</sub> <b>DETECTED</b> Jabber condition detected
XCAP	0	RO	<b>Extended Capability</b> Indicates the availability and support of extended capability registers. 0 <sub>B</sub> <b>DISABLED</b> Only base registers are supported. 1 <sub>B</sub> <b>ENABLED</b> Extended capability registers are supported.

**PHY Identifier 1 (Register 0.2)**

This code specifies the Organizationally Unique Identifier (OUI), and the vendor's model and revision number.  
IEEE Standard Register=0.2



Field	Bits	Type	Description
OUI	15:0	RO	Organizationally Unique Identifier Bits 3:18

## PHY Identifier 2 (Register 0.3)


IEEE Standard Register=0.3

### STD\_PHYID2

#### PHY Identifier 2 (Register 0.3)

Reset Value

5400<sub>H</sub>



Field	Bits	Type	Description
OUI	15:10	RO	<b>Organizationally Unique Identifier Bits 19:24</b>
LDN	9:4	RO	<b>Device Number</b> Specifies the device number <sup>1)</sup> to distinguish between several different products.
LDRN	3:0	RO	<b>Device Revision Number</b> Specifies the device revision number <sup>1)</sup> to distinguish between several versions of this device.

1) For the device specific reset value, see the Product and Package Naming table in the [Product Ordering Information](#) chapter.

### Auto-Negotiation Advertisement (Register 0.4)

This register contains the advertised abilities of the PHY during auto-negotiation.

IEEE Standard Register=0.4

#### STD\_AN\_ADV

#### Auto-Negotiation Advertisement (Register 0.4)

Reset Value

9DE1<sub>H</sub>

15	14	13	12	11					5	4					0
NP	RES	RF	XNP					TAF						SF	
RW	RO	RW	RW					RW						RW	

Field	Bits	Type	Description
NP	15	RW	<b>Next Page</b> The next page indication is encoded in bit AN_ADV.NP regardless of the selector field value or link code word encoding. The PHY always advertises NP when a 1000BASE-T mode is advertised during auto-negotiation. 0 <sub>B</sub> <b>INACTIVE</b> No next page to follow 1 <sub>B</sub> <b>ACTIVE</b> Additional next page(s) to follow
RES	14	RO	<b>Reserved</b> Write as zero, ignore on read.
RF	13	RW	<b>Remote Fault</b> This bit allows indication of a fault to the link partner. 0 <sub>B</sub> <b>NONE</b> No remote fault is indicated. 1 <sub>B</sub> <b>FAULT</b> A remote fault is indicated.
XNP	12	RW	<b>Extended Next Page</b> Indicates the GPHY supports transmission of extended next pages (XNP). 0 <sub>B</sub> <b>UNABLE</b> GPHY is XNP unable. 1 <sub>B</sub> <b>ABLE</b> GPHY is XNP able.
TAF	11:5	RW	<b>Technology Ability Field</b> This is an 8-bit wide field containing information indicating supported technologies. The GPHY supports half-duplex and full-duplex 10BASE-T and 100BASE-TX and also both symmetric and asymmetric PAUSE. 40 <sub>H</sub> <b>PS_ASYM</b> Advertises asymmetric pause 20 <sub>H</sub> <b>PS_SYM</b> Advertises symmetric pause 10 <sub>H</sub> <b>DBT4</b> Advertises 100BASE-T4 08 <sub>H</sub> <b>DBT_FDX</b> Advertises 100BASE-TX full-duplex 04 <sub>H</sub> <b>DBT_HDX</b> Advertises 100BASE-TX half-duplex 02 <sub>H</sub> <b>XBT_FDX</b> Advertises 10BASE-T full-duplex 01 <sub>H</sub> <b>XBT_HDX</b> Advertises 10BASE-T half-duplex

Field	Bits	Type	Description (cont'd)
SF	4:0	RW	<p><b>Selector Field</b></p> <p>This field is a 5-bit wide field for encoding 32 possible messages. The encodings are defined in IEEE 802.3-2008 Annex 28A. Unspecified combinations are reserved for future use. Reserved combinations of this field are not to be transmitted.</p> <p>00001<sub>B</sub> <b>IEEE802DOT3</b> Selects the IEEE 802.3 technology.</p>

### Auto-Negotiation Link Partner Ability (Register 0.5)

IEEE Standard Register=0.5

When the auto-negotiation is complete, this register contains the advertised ability of the link partner. The bit definitions are a direct representation of the received link code word.

#### STD\_AN\_LPA

#### Auto-Negotiation Link Partner Ability (Register 0.5)

Reset Value

1DE0<sub>H</sub>

15	14	13	12	11		5	4		0
NP	ACK	RF	XNP		TAF			SF	
ro	ro	ro	rw		rw			ro	

Field	Bits	Type	Description
NP	15	RO	<b>Next Page</b> Next page request indication from the link partner. 0 <sub>B</sub> <b>INACTIVE</b> No next page to follow 1 <sub>B</sub> <b>ACTIVE</b> Additional next pages to follow
ACK	14	RO	<b>Acknowledge</b> Acknowledgment indication from the link partner's link code word. 0 <sub>B</sub> <b>INACTIVE</b> The device did not receive its link partner's link code word. 1 <sub>B</sub> <b>ACTIVE</b> The device received its link partner's link code word.
RF	13	RO	<b>Remote Fault</b> Remote fault indication from the link partner. 0 <sub>B</sub> <b>NONE</b> Remote fault is not indicated by the link partner. 1 <sub>B</sub> <b>FAULT</b> Remote fault is indicated by the link partner.
XNP	12	RW	<b>Extended Next Page</b> Indicates the GPHY supports transmission of extended next pages (XNP). 0 <sub>B</sub> <b>UNABLE</b> Link partner is XNP unable. 1 <sub>B</sub> <b>ABLE</b> Link partner is XNP able.
TAF	11:5	RW	<b>Technology Ability Field</b> 40 <sub>H</sub> <b>PS_ASYM</b> Advertises asymmetric pause 20 <sub>H</sub> <b>PS_SYM</b> Advertises symmetric pause 10 <sub>H</sub> <b>DBT4</b> Advertises 100BASE-T4 08 <sub>H</sub> <b>DBT_FDX</b> Advertises 100BASE-TX full-duplex 04 <sub>H</sub> <b>DBT_HDX</b> Advertises 100BASE-TX half-duplex 02 <sub>H</sub> <b>XBT_FDX</b> Advertises 10BASE-T full-duplex 01 <sub>H</sub> <b>XBT_HDX</b> Advertises 10BASE-T half-duplex
SF	4:0	RO	<b>Selector Field</b> 00001 <sub>B</sub> <b>IEEE802DOT3</b> Selects the IEEE 802.3 technology

This is the auto-negotiation expansion register indicating the status of the link partner's auto-negotiation. This register is valid only after the auto-negotiation is completed.

IEEE Standard Register=0.6

### Reset Value

0064<sub>H</sub>

15								7	6	5	4	3	2	1	0
RES								RNPL A	RNPS L	PDF	LPNP C	NPC	PR	LPAN C	
ro								ro	ro	rolh	ro	ro	rolh	ro	

Field	Bits	Type	Description
RES	15:7	RO	<b>Reserved</b> Write as zero, ignore on read.
RNPLA	6	RO	<b>Receive Next Page Location Able</b> According to 802.3-2015, indicates the Rx NP location is indicated by field RNPSL. 0 <sub>B</sub> <b>UNABLE</b> Received Next Page Storage Location is not specified by bit (6.5). 1 <sub>B</sub> <b>ABLE</b> Received Next Page Storage Location is specified by bit (6.5).
RNPSL	5	RO	<b>Receive Next Page Storage Location</b> According to 802.3-2015, indicates the Rx NP is in register 0.8 for the GPHY. 0 <sub>B</sub> <b>FIVE</b> Link partner next pages are stored in register 5. 1 <sub>B</sub> <b>EIGHT</b> Link partner next pages are stored in register 8.
PDF	4	ROLH	<b>Parallel Detection Fault</b> 0 <sub>B</sub> <b>NONE</b> A fault was not detected via the parallel detection function. 1 <sub>B</sub> <b>FAULT</b> A fault was detected via the parallel detection function.
LPNPC	3	RO	<b>Link Partner Next Page Capable</b> 0 <sub>B</sub> <b>UNABLE</b> Link partner is unable to exchange next pages. 1 <sub>B</sub> <b>CAPABLE</b> Link partner is capable of exchanging next pages.
NPC	2	RO	<b>Next Page Capable</b> 0 <sub>B</sub> <b>UNABLE</b> GPHY is unable to exchange next pages. 1 <sub>B</sub> <b>CAPABLE</b> GPHY is capable of exchanging next pages.
PR	1	ROLH	<b>Page Received</b> 0 <sub>B</sub> <b>NONE</b> A new page was not received. 1 <sub>B</sub> <b>RECEIVED</b> A new page was received.
LPANC	0	RO	<b>Link Partner Auto-Negotiation Capable</b> 0 <sub>B</sub> <b>UNABLE</b> Link partner is unable to auto-negotiate. 1 <sub>B</sub> <b>CAPABLE</b> Link partner is auto-negotiation capable.

### Auto-Negotiation Next Page Transmit Register (Register 0.7)

The auto-negotiation next page transmit register contains the next page link code word to be transmitted when next page ability is supported. Refer to IEEE 802.3 28.2.4.1.6.

IEEE Standard Register=0.7

STD\_AN\_NPTX

Reset Value

Auto-Negotiation Next Page Transmit Register (Register 0.7)

2001<sub>H</sub>

15	14	13	12	11	10														0
NP	RES	MP	ACK2	TOGG														MCF	
RW	RO	RW	RW	RO														RW	

Field	Bits	Type	Description
NP	15	RW	<b>Next Page</b> 0 <sub>B</sub> <b>INACTIVE</b> Last page 1 <sub>B</sub> <b>ACTIVE</b> Additional next page(s) to follow
RES	14	RO	<b>Reserved</b> Write as zeros, ignore on read.
MP	13	RW	<b>Message Page</b> Indicates the content of MCF is either an unformatted page or a formatted message. 0 <sub>B</sub> <b>UNFOR</b> Unformatted page 1 <sub>B</sub> <b>MESSG</b> Message page
ACK2	12	RW	<b>Acknowledge 2. GPHY Does Not Comply</b> 0 <sub>B</sub> <b>INACTIVE</b> Device is not able to comply with message. 1 <sub>B</sub> <b>ACTIVE</b> Device complies with message.
TOGG	11	RO	<b>Toggle</b> This bit always takes the opposite value of the Toggle bit in the previously exchanged link code word. 0 <sub>B</sub> <b>ZERO</b> Previous value of the transmitted link code word was 1 <sub>B</sub> . 1 <sub>B</sub> <b>ONE</b> Previous value of the transmitted link code word was 0 <sub>B</sub> .

Field	Bits	Type	Description (cont'd)
MCF	10:0	RW	<p><b>Message or Unformatted Code Field</b></p> <p>When the Message Page bit is set to 1<sub>B</sub> (0.7.13), this field is the Message Code Field of a message page used in next page exchange. The message codes are described in IEEE 802.3 Appendix 28C. It is used to indicate the type of message in UCF1 and UCF2.</p> <p>00<sub>H</sub> Reserved</p> <p>01<sub>H</sub> Null message</p> <p>02<sub>H</sub> One Unformatted Page (UP) with TAF follows</p> <p>03<sub>H</sub> Two UPs with TAF follows</p> <p>04<sub>H</sub> Remote fault details message</p> <p>05<sub>H</sub> OUI message</p> <p>06<sub>H</sub> PHY ID message</p> <p>07<sub>H</sub> 100BASE-T2 message</p> <p>08<sub>H</sub> 1000BASE-T message</p> <p>09<sub>H</sub> MULTIGBASE-T message</p> <p>0A<sub>H</sub> EEE technology capability follows in next UP</p> <p>0B<sub>H</sub> OUI XNP</p>

### Auto-Negotiation Link Partner Received Next Page Register (Register 0.8)

This register contains the next page link code word received from the link partner. Refer to IEEE 802.3-2008 28.2.4.1.7.

IEEE Standard Register=0.8

#### STD\_AN\_NPRX

#### Auto-Negotiation Link Partner Received Next Page Register (Register 0.8)

Reset Value

0000<sub>H</sub>

15	14	13	12	11	10															0
NP	ACK	MP	ACK2	TOGG																MCF
ro	ro	ro	ro	ro																rw

Field	Bits	Type	Description
NP	15	RO	<b>Next Page</b> 0 <sub>B</sub> <b>INACTIVE</b> No next pages to follow 1 <sub>B</sub> <b>ACTIVE</b> Additional next page(s) to follow
ACK	14	RO	<b>Acknowledge</b> 0 <sub>B</sub> <b>INACTIVE</b> The device did not receive its link partner's link code word. 1 <sub>B</sub> <b>ACTIVE</b> The device received its link partner's link code word.
MP	13	RO	<b>Message Page</b> Indicates the content of MCF is either an unformatted page or a formatted message. 0 <sub>B</sub> <b>UNFOR</b> Unformatted page 1 <sub>B</sub> <b>MESSG</b> Message page
ACK2	12	RO	<b>Acknowledge 2</b> 0 <sub>B</sub> <b>INACTIVE</b> Device is not able to comply with the message. 1 <sub>B</sub> <b>ACTIVE</b> Device complies with the message.
TOGG	11	RO	<b>Toggle</b> This bit always takes the opposite value of the Toggle bit in the previously exchanged link code word. 0 <sub>B</sub> <b>ZERO</b> Previous value of the transmitted link code word was 1 <sub>B</sub> . 1 <sub>B</sub> <b>ONE</b> Previous value of the transmitted link code word was 0 <sub>B</sub> .

Field	Bits	Type	Description (cont'd)
MCF	10:0	RW	<p><b>Message or Unformatted Code Field</b></p> <p>This field is the Message Code Field of a message page used in next page exchange.</p> <p>The message codes are described in IEEE 802.3 Appendix 28C.</p> <p>It is used to indicate the type of message in UCF1 and UCF2.</p> <p>00<sub>H</sub> Reserved</p> <p>01<sub>H</sub> Null message</p> <p>02<sub>H</sub> One Unformatted Page (UP) with TAF follows</p> <p>03<sub>H</sub> Two UPs with TAF follows</p> <p>04<sub>H</sub> Remote fault details message</p> <p>05<sub>H</sub> OUI message</p> <p>06<sub>H</sub> PHY ID message</p> <p>07<sub>H</sub> 100BASE-T2 message</p> <p>08<sub>H</sub> 1000BASE-T message</p> <p>09<sub>H</sub> MULTIGBASE-T message</p> <p>0A<sub>H</sub> EEE technology capability follows in next UP</p> <p>0B<sub>H</sub> OUI XNP</p>

### Gigabit Control Register (Register 0.9)

This is the control register to configure the Gigabit Ethernet behavior of the PHY. Refer to IEEE 802.3-2008 40.5.1.1.

IEEE Standard Register=0.9

### STD\_GCTRL

### Gigabit Control Register (Register 0.9)

Reset Value

0200<sub>H</sub>

15	13	12	11	10	9	8	7									0
TM		MSEN	MS	MSPT	MBTF D	MBTH D	RES									
rw		rw	rw	rw	rw	rw	ro									

Field	Bits	Type	Description
TM	15:13	RW	<b>Transmitter Test Mode</b> This register field allows enabling of the standard transmitter test modes. 000 <sub>B</sub> <b>NOP</b> Normal operation 001 <sub>B</sub> <b>WAV</b> Test mode 1 transmit waveform test 010 <sub>B</sub> <b>JITM</b> Test mode 2 transmit jitter test in master mode 011 <sub>B</sub> <b>JITS</b> Test mode 3 transmit jitter test in slave mode 100 <sub>B</sub> <b>DIST</b> Test mode 4 transmitter distortion test
MSEN	12	RW	<b>Master/Slave Manual Configuration Enable</b> 0 <sub>B</sub> <b>DISABLED</b> Disables master/slave manual configuration value. 1 <sub>B</sub> <b>ENABLED</b> Enables master/slave manual configuration value.
MS	11	RW	<b>Master/Slave Configuration Value</b> Allows forcing of master or slave mode manually when AN_GCTRL.MSEN is set to 1 <sub>B</sub> . 0 <sub>B</sub> <b>SLAVE</b> Configures PHY as slave during master/slave negotiation. 1 <sub>B</sub> <b>MASTER</b> Configures PHY as master during master/slave negotiation.
MSPT	10	RW	<b>Master/Slave Port Type</b> Defines whether the PHY advertises itself as a multi- or single-port device, which in turn impacts the master/slave resolution function. 0 <sub>B</sub> <b>SPD</b> Single-port device 1 <sub>B</sub> <b>MPD</b> Multi-port device
MBTFD	9	RW	<b>1000BASE-T Full-Duplex</b> Advertises the 1000BASE-T full-duplex capability; always forced to 1 in converter mode. 0 <sub>B</sub> <b>DISABLED</b> Advertises PHY as not 1000BASE-T full-duplex capable 1 <sub>B</sub> <b>ENABLED</b> Advertises PHY as 1000BASE-T full-duplex capable

Field	Bits	Type	Description (cont'd)
MBTHD	8	RW	<b>1000BASE-T Half-Duplex</b> Always advertises the 1000BASE-T half-duplex capability as disabled. The GPHY does not support 1000BASE-T half-duplex capability. 0 <sub>B</sub> <b>DISABLED</b> Advertises PHY as not 1000BASE-T half-duplex capable 1 <sub>B</sub> <b>ENABLED</b> Advertises PHY as 1000BASE-T half-duplex capable
RES	7:0	RO	<b>Reserved</b> Write as zero, ignore on read.

### Gigabit Status Register (Register 0.10)

This is the status register used to reflect the Gigabit Ethernet status of the PHY. Refer to IEEE 802.3-2022 40.5.1.1.

IEEE Standard Register=0.10

### STD\_GSTAT

### Gigabit Status Register (Register 0.10)

Reset Value

0000<sub>H</sub>

15	14	13	12	11	10	9	8	7									0
MSFA ULT	MSRE S	LRXS TAT	RRXS TAT	MBTF D	MBTH D	RES		IEC									
rwsc	ro	ro	ro	ro	ro	ro		rwsc									

Field	Bits	Type	Description
MSFAULT	15	RWSC	<b>Master/Slave Manual Configuration Fault</b> This bit is set when the number of failed master-slave resolutions reaches 7. It is cleared upon each read of GSTAT. This bit self clears on auto-negotiation enable or auto-negotiation complete. 0 <sub>B</sub> <b>OK</b> Master/slave manual configuration resolved successfully 1 <sub>B</sub> <b>NOK</b> Master/slave manual configuration resolved with a fault
MSRES	14	RO	<b>Master/Slave Configuration Resolution</b> 0 <sub>B</sub> <b>SLAVE</b> Local PHY configuration resolved to SLAVE 1 <sub>B</sub> <b>MASTER</b> Local PHY configuration resolved to MASTER
LRXSTAT	13	RO	<b>Local Receiver Status</b> Indicates the status of the local receiver. 0 <sub>B</sub> <b>NOK</b> Local receiver not OK 1 <sub>B</sub> <b>OK</b> Local receiver OK
RRXSTAT	12	RO	<b>Remote Receiver Status</b> Indicates the status of the remote receiver. 0 <sub>B</sub> <b>NOK</b> Remote receiver not OK 1 <sub>B</sub> <b>OK</b> Remote receiver OK
MBTFD	11	RO	<b>Link Partner Capable of Operating 1000BASE-T Full-Duplex</b> 0 <sub>B</sub> <b>DISABLED</b> Link partner is not capable of operating 1000BASE-T full-duplex 1 <sub>B</sub> <b>ENABLED</b> Link partner is capable of operating 1000BASE-T full-duplex
MBTHD	10	RO	<b>Link Partner Capable of Operating 1000BASE-T Half-Duplex</b> 0 <sub>B</sub> <b>DISABLED</b> Link partner is not capable of operating 1000BASE-T half-duplex 1 <sub>B</sub> <b>ENABLED</b> Link partner is capable of operating 1000BASE-T half-duplex
RES	9:8	RO	<b>Reserved</b> Write as zero, ignore on read.

---

Field	Bits	Type	Description (cont'd)
IEC	7:0	RWSC	<b>Idle Error Count</b> Indicates the idle error count. This field contains a cumulative count of the errors detected when the receiver receives idles.

### MMD Access Control Register (Register 0.13)

The MMD access control register is used in conjunction with the MMDDATA register to access the MMD register space. This uses address directing as specified in IEEE 802.3 Clause 22 Extended.

IEEE Standard Register=0.13

#### STD\_MMDCTRL

#### MMD Access Control Register (Register 0.13)

Reset Value

0000<sub>H</sub>

15	14	13		8	7		5	4		0
ACTYPE		RESH				RESL		DEVAD		
rw		ro				ro		rw		

Field	Bits	Type	Description
ACTYPE	15:14	RW	<b>Access Type Function</b> When the MMDDATA register is accessed via an address access (ACTYPE=0), the access is directed to the address register within the MMD associated with the value in the DEVAD field. Otherwise, both the DEVAD field and the MMD address register direct the MMDDATA register data accesses to the appropriate registers within that MMD. 00 <sub>B</sub> <b>ADDRESS</b> Accesses to the MMDDATA register access the MMD individual address register. 01 <sub>B</sub> <b>DATA</b> Accesses to the MMDDATA register access the register within the MMD selected. 10 <sub>B</sub> <b>DATA_PI</b> Accesses to the MMDDATA register access the register within the MMD selected. 11 <sub>B</sub> <b>DATA_PIWR</b> Accesses to the MMDDATA register access the register within the MMD selected.
RESH	13:8	RO	<b>Reserved</b> Write as zero, ignored on read.
RESL	7:5	RO	<b>Reserved</b> Write as zero, ignored on read.
DEVAD	4:0	RW	<b>Device Address</b> The DEVAD field directs any accesses of register MMDDATA to the appropriate MMD as described in IEEE 802.3-2008 Clause 45.2.

### MMD Access Data Register (Register 0.14)

The MMD access data register is used in conjunction with the MMD access control (MMDCTRL) register to access the MMD register space. For more information on MMD access, refer to IEEE 802.3-2008 Clause 22.2.4.3.12, Clause 45.2, and Annex 22D.


IEEE Standard Register=0.14

#### STD\_MMDDATA

Reset Value

#### MMD Access Data Register (Register 0.14)

0000<sub>H</sub>



Field	Bits	Type	Description
ADDR_DATA	15:0	RW	<b>Address or Data Register</b> This register accesses either a specific MMD address register or the data content of the MMD register to which this address register points. The MMDCTRL register defines which function is currently valid.

### Extended Status Register (Register 0.15)

This register contains extended status and capability information about the PHY. All the bits are read-only. A write access does not have any effect.

IEEE Standard Register=0.15

### STD\_XSTAT

Reset Value

### Extended Status Register (Register 0.15)

2000<sub>H</sub>

15	14	13	12	11	8	7	0
MBXF	MBXH	MBTF	MBTH		RESH		RESL
ro	ro	ro	ro		ro		ro

Field	Bits	Type	Description
MBXF	15	RO	<b>1000BASE-X Full-Duplex Capability</b> Specifies whether the PHY is capable of operating 1000BASE-X full-duplex. 0 <sub>B</sub> <b>DISABLED</b> PHY does not support this mode. 1 <sub>B</sub> <b>ENABLED</b> PHY supports this mode.
MBXH	14	RO	<b>1000BASE-X Half-Duplex Capability</b> Specifies whether the PHY is capable of operating 1000BASE-X half-duplex. 0 <sub>B</sub> <b>DISABLED</b> PHY does not support this mode. 1 <sub>B</sub> <b>ENABLED</b> PHY supports this mode.
MBTF	13	RO	<b>1000BASE-T Full-Duplex Capability</b> Specifies whether the PHY is capable of operating 1000BASE-T full-duplex. 0 <sub>B</sub> <b>DISABLED</b> PHY does not support this mode. 1 <sub>B</sub> <b>ENABLED</b> PHY supports this mode.
MBTH	12	RO	<b>1000BASE-T Half-Duplex Capability</b> GPHY do not support 1000BASE-T half-duplex capability. 0 <sub>B</sub> <b>DISABLED</b> PHY does not support this mode. 1 <sub>B</sub> <b>ENABLED</b> PHY supports this mode.
RESH	11:8	RO	<b>Reserved</b> Ignore when read.
RESL	7:0	RO	<b>Reserved</b> Ignore when read.

## 5.2 PHY-specific Management Registers

This section describes the PHY-specific management registers in device 0.

**Table 28 Registers Overview- PHY-specific Management Registers**

Register Short Name	Register Long Name	Reset Value
<b>PHY_STAT1</b>	Physical Layer Status 1 (Register 0.17)	000C <sub>H</sub>
<b>PHY_CTL1</b>	Physical Layer Control 1 (Register 0.19)	0001 <sub>H</sub>
<b>PHY_CTL2</b>	Physical Layer Control 2 (Register 0.20)	0006 <sub>H</sub>
<b>PHY_ERRCNT</b>	Error Counter (Register 0.21)	0000 <sub>H</sub>
<b>PHY_MIISTAT</b>	Media-Independent Interface Status (Register 0.24)	0000 <sub>H</sub>
<b>PHY_IMASK</b>	Interrupt Mask Register (Register 0.25)	0000 <sub>H</sub>
<b>PHY_ISTAT</b>	Interrupt Status Register (Register 0.26)	0000 <sub>H</sub>
<b>PHY_LED</b>	LED Control Register (Register 0.27)	FF00 <sub>H</sub>
<b>PHY_TPGCTRL</b>	Test-Packet Generator Control (Register 0.28)	0000 <sub>H</sub>
<b>PHY_TPGDATA</b>	Test-Packet Generator Data (Register 0.29)	00AA <sub>H</sub>
<b>PHY_FWV</b>	Firmware Version Register (Register 0.30)	0000 <sub>H</sub>

## 5.2.1 PHY-specific Management Register Descriptions

This section describes all the PHY registers in detail.

### Physical Layer Status 1 (Register 0.17)

This register reports PHY link information, for example link-up, polarity reversals, and port mapping. The content of this register is only valid when the link is up.


IEEE Standard Register=0.17

#### PHY\_STAT1

#### Physical Layer Status 1 (Register 0.17)

Reset Value

000C<sub>H</sub>



Field	Bits	Type	Description
RES2	15:9	RO	<b>Reserved</b> Write as zero, ignored on read.
LSADS	8	ROSC	<b>Link Speed Auto-Downspeed Status</b> Monitors the status of the Auto-Downspeed (ADS). 0 <sub>B</sub> <b>NORMAL</b> Did not perform any link speed ADS. 1 <sub>B</sub> <b>DETECTED</b> Detected an ADS.
FW_MEM	3:2	RW	<b>Firmware Memory Location</b> Indicates memory target used for firmware execution. 11 <sub>B</sub> <b>RAM</b> Firmware is executed from SRAM. Others: Reserved.
RES1	1:0	RO	<b>Reserved</b> Write as zero, ignored on read.

## Physical Layer Control 1 (Register 0.19)

This register controls the PHY functions.

IEEE Standard Register=0.19

### PHY\_CTL1

Reset Value

## Physical Layer Control 1 (Register 0.19)

0001<sub>H</sub>

15	13	12	11	8	7	6	5	4	3	2	1	0
TLOOP		TXOFF	TXADJ		POLD	POLC	POLB	POLA	MDIC	MDIA	RES	AMDIX
rw		rw	rw		rw	rw	rw	rw	rw	rw	ro	rw

Field	Bits	Type	Description
TLOOP	15:13	RW	<b>Test Loop</b> Configures predefined test loops. 000 <sub>B</sub> <b>OFF</b> Test loops are switched off - normal operation. 001 <sub>B</sub> <b>NETL</b> Near-end test loop 010 <sub>B</sub> <b>FETL</b> Far-end test loop. 100 <sub>B</sub> <b>RJTL</b> RJ45 connector test loop. 101 <sub>B</sub> <b>FETL S</b> Standalone far-end test loop. No dependency on GMII_TX_CLK and GMII_RX_CLK. Others: Reserved.
TXOFF	12	RW	<b>Transmitter Off</b> This register bit turns the transmitter off. This feature is used for return loss measurements. 0 <sub>B</sub> <b>ON</b> Transmitter is on. 1 <sub>B</sub> <b>OFF</b> Transmitter is off.
TXADJ	11:8	RW	<b>Transmit Level Adjustment</b> This is used to fine tune the transmit amplitude of the PHY. The amplitude adjustment is valid for all supported speed modes. The adjustment is performed in digits, where one digit represents 3.125 percent of the nominal amplitude. The scaling factor is $gain = 1 + signed(TXADJ) \cdot 2^{-7}$ .
POLD	7	RW	<b>Polarity Inversion Control on Port D</b> 0 <sub>B</sub> <b>NORMAL</b> Polarity normal 1 <sub>B</sub> <b>INVERTED</b> Polarity inversion
POLC	6	RW	<b>Polarity Inversion Control on Port C</b> 0 <sub>B</sub> <b>NORMAL</b> Polarity normal 1 <sub>B</sub> <b>INVERTED</b> Polarity inversion
POLB	5	RW	<b>Polarity Inversion Control on Port B</b> 0 <sub>B</sub> <b>NORMAL</b> Polarity normal 1 <sub>B</sub> <b>INVERTED</b> Polarity inversion
POLA	4	RW	<b>Polarity Inversion Control on Port A</b> 0 <sub>B</sub> <b>NORMAL</b> Polarity normal 1 <sub>B</sub> <b>INVERTED</b> Polarity inversion

Field	Bits	Type	Description (cont'd)
MDICD	3	RW	<b>Mapping of MDI Ports C and D</b> Used when Auto-MDIX is OFF to force the MDIX cable crossover configuration. 0 <sub>B</sub> <b>MDI</b> Normal MDI mode 1 <sub>B</sub> <b>MDIX</b> Crossover MDI-X mode
MDIAB	2	RW	<b>Mapping of MDI Ports A and B</b> Used when Auto-MDIX is OFF to force the MDIX cable crossover configuration. 0 <sub>B</sub> <b>MDI</b> Normal MDI mode 1 <sub>B</sub> <b>MDIX</b> Crossover MDI-X mode
RES	1	RO	<b>Reserved</b>
AMDIX	0	RW	<b>PHY Performs Auto-MDI/MDI-X or Uses Manual MDI/MDI-X</b> 0 <sub>B</sub> <b>MANUAL</b> PHY uses manual MDI/MDI-X. 1 <sub>B</sub> <b>AUTO</b> PHY performs Auto-MDI/MDI-X.

**Physical Layer Control 2 (Register 0.20)**

This register controls the PHY functions.

IEEE Standard Register=0.20

**PHY\_CTL2**
**Reset Value**
**Physical Layer Control 2 (Register 0.20)**
**0006<sub>H</sub>**

15					10	9	8	7		5	4	3	2	1	0
							<b>SDET P</b>	<b>STICK Y</b>			<b>RES2</b>	<b>LP</b>	<b>PSCL</b>	<b>ANPD</b>	<b>LPI</b>
							RW	RW			RO	RW	RW	RW	RW

Field	Bits	Type	Description
SDETP	9	RW	<b>Signal Detection Polarity for the 1000BASE-X PHY</b> Allows specification of the signal detection polarity of the SIGDET input. Although this bit is reset to zero, its actual value depends on the pin-strapping configuration when no EEPROM is detected. 0 <sub>B</sub> <b>LOWACTIVE</b> SIGDET input is low active. 1 <sub>B</sub> <b>HIGHACTIVE</b> SIGDET input is high active.
STICKY	8	RW	<b>Sticky-Bit Handling</b> Setting this bit to 1 <sub>B</sub> ensures that all the vendor specific registers (of type RW) in the PHY (device 0), VSPEC1 (device 30), and VSPEC2 (device 31) are not changed during a MDIO reset or software reset of the GPHY. This allows the STA to keep the configurations chosen before reset. 0 <sub>B</sub> <b>OFF</b> Sticky-bit handling is disabled. 1 <sub>B</sub> <b>ON</b> Sticky-bit handling is enabled.
RES1	7:5	RO	<b>Reserved</b> Write as zero, ignored on read.
RES2	4	RW	<b>Reserved</b>
LP	3	RW	<b>Low Power Mode</b> Low Power Mode (LP) allows the GPHY to save energy by disabling most of the digital logic to reduce power consumption to its lowest level. The entry to LP is triggered when the PHY does not sense any energy on the cable and no link pulses (NLP, FLP, Beacons) are received. After spending VSPEC1_NBT_DS_CTRL.NRG_RST_CNT without energy in the ABILITY_DETECT state defined by IEEE 802.3 Clause 28, and after the timer defined VSPEC1_LOW_POWER_ENTRY_TIME.LPE_TIM expired, the PHY enters LP. 0 <sub>B</sub> <b>OFF</b> LP is disabled. The GPHY does not enter LP. 1 <sub>B</sub> <b>ON</b> LP is enabled. The GPHY enters LP when no energy is sensed.
PSCL	2	RW	<b>Power Consumption Scaling Depending on Link Quality</b> Allows enabling/disabling of the power consumption scaling depending on the link quality. 0 <sub>B</sub> <b>OFF</b> PSCL is disabled. 1 <sub>B</sub> <b>ON</b> PSCL is enabled.

Field	Bits	Type	Description (cont'd)
ANPD	1	RW	<b>Auto-Negotiation Power Down</b> Allows enabling/disabling of the power down modes during auto-negotiation looking for a link partner. 0 <sub>B</sub> <b>OFF</b> ANPD is disabled. 1 <sub>B</sub> <b>ON</b> ANPD is enabled.
LPI	0	RW	<b>Assert LPI via MDIO</b> Controls assertion/de-assertion of the LPI by the MDIO instead of following the (X)GMII LPI. Used to force the EEE on the TPI (ignoring the LPI indication from MAC). 0 <sub>B</sub> <b>DE-ASSERT</b> LPI is de-asserted on TPI. 1 <sub>B</sub> <b>ASSERT</b> LPI is asserted on TPI.

### Error Counter (Register 0.21)

This register controls the error counter. It allows the number of errors detected in the PHY to be counted for monitoring purposes.


IEEE Standard Register=0.21

#### PHY\_ERRCNT

Reset Value

#### Error Counter (Register 0.21)

0000<sub>H</sub>



Field	Bits	Type	Description
RES	15:12	RO	<b>Reserved</b> Write as zero, ignored on read.
SEL	11:8	RW	<b>Select Error Event</b> Configures which error type the error counter counts: 0000 <sub>B</sub> <b>RXERR</b> Receive errors are counted. 0001 <sub>B</sub> <b>RXACT</b> Receive frames are counted. 0010 <sub>B</sub> <b>ESDERR</b> ESD errors are counted. 0011 <sub>B</sub> <b>SSDERR</b> SSD errors are counted. 0100 <sub>B</sub> <b>TXERR</b> Transmit errors are counted. 0101 <sub>B</sub> <b>TXACT</b> Transmit frames events are counted. 0110 <sub>B</sub> <b>COL</b> Collision events are counted. 1000 <sub>B</sub> <b>NLD</b> Number of Link Down events are counted. 1001 <sub>B</sub> <b>NDS</b> Number of ADS events are counted. 1010 <sub>B</sub> <b>RES</b> Reserved 1011 <sub>B</sub> <b>RES</b> Reserved
COUNT	7:0	ROSC	<b>Counter Value</b> This counter value is updated each time the selected error event is detected. The counter value is reset every time a read operation on this register is performed or the error event is changed. The counter saturates at value FF <sub>H</sub> .

### Media-Independent Interface Status (Register 0.24)

This register contains status information on the Ethernet link, concatenated in a single register to allow concise status read by the STA in a single register.

IEEE Standard Register=0.24

### PHY\_MIISTAT

Reset Value

### Media-Independent Interface Status (Register 0.24)

0000<sub>H</sub>

15	11	10	9	8	7	6	5	4	3	2	0
RES2				LS	MSRES	EEE	RES1		PS	DPX	SPEED
ro				roll	ro	ro	ro		ro	ro	ro

Field	Bits	Type	Description
RES2	15:11	RO	<b>Reserved</b> Write as zero, ignored on read.
LS	10	ROLL	<b>Link Status of GPHY Ethernet PHY Operation</b> Indicates the link status of the PHY. 0 <sub>B</sub> <b>INACTIVE</b> The link is down. No communication with link partner possible. 1 <sub>B</sub> <b>ACTIVE</b> The link is up. Data communication with link partner is possible.
MSRES	9	RO	<b>Master/Slave Configuration</b> Indicates the master/slave configuration 0 <sub>B</sub> <b>SLAVE</b> Local PHY configuration is SLAVE after ANEG. 1 <sub>B</sub> <b>MASTER</b> Local PHY configuration is MASTER after ANEG.
EEE	8	RO	<b>Energy-Efficient Ethernet Mode</b> 0 <sub>B</sub> <b>OFF</b> EEE is disabled after ANEG resolution. 1 <sub>B</sub> <b>ON</b> EEE is enabled after ANEG resolution.
RES1	7:6	RO	<b>Reserved</b>
PS	5:4	RO	<b>Pause Status for Flow Control</b> 00 <sub>B</sub> <b>NONE</b> No PAUSE 01 <sub>B</sub> <b>TX</b> Transmit PAUSE 10 <sub>B</sub> <b>RX</b> Receive PAUSE 11 <sub>B</sub> <b>TXRX</b> Both transmit and receive PAUSE
DPX	3	RO	<b>GPHY Ethernet PHY Duplex Mode</b> 0 <sub>B</sub> <b>HDX</b> Half-duplex 1 <sub>B</sub> <b>FDX</b> Full-duplex
SPEED	2:0	RO	<b>GPHY Ethernet PHY Speed</b> 000 <sub>B</sub> <b>TEN</b> 10 Mbps 001 <sub>B</sub> <b>FAST</b> 100 Mbps 010 <sub>B</sub> <b>GIGA</b> 1000 Mbps 011 <sub>B</sub> <b>ANEG</b> Auto-negotiation mode 100 <sub>B</sub> <b>BZ2G5</b> 2.5 Gbps

### Interrupt Mask Register (Register 0.25)

This register defines the mask for the Interrupt Status Register (ISTAT), which contains the event source for the MDINT interrupt sent from the GPHY to an external chip.

The information about the interrupt source is indicated in the ISTAT register.

IEEE Standard Register=0.25

### PHY\_IMASK

### Interrupt Mask Register (Register 0.25)

Reset Value

0000<sub>H</sub>

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
WOL	MSRE	NPRX	NPTX	ANE	ANC	RES	LOR	LP	TEMP	ADSC	MDIPC	MDIXC	DXMC	LSPC	LSTC
RW	RW	RW	RW	RW	RW		RW	RW	RW	RW	RW	RW	RW	RW	RW

Field	Bits	Type	Description
WOL	15	RW	<b>Wake-on-LAN Event Mask</b> When active and masked in IMASK, the MDINT is activated upon detection of a valid WoL event. 0 <sub>B</sub> <b>INACTIVE</b> Interrupt is masked out. 1 <sub>B</sub> <b>ACTIVE</b> Interrupt is activated.
MSRE	14	RW	<b>Master/Slave Resolution Error Mask</b> When active, MDINT is activated upon detection of a master/slave resolution error (MSRE) during a 1000BASE-T ANEG. 0 <sub>B</sub> <b>INACTIVE</b> Interrupt is masked out. 1 <sub>B</sub> <b>ACTIVE</b> Interrupt is activated.
NPRX	13	RW	<b>Next Page Received Mask</b> When active, MDINT is activated upon reception of a next page in STD_AN_NPRX. 0 <sub>B</sub> <b>INACTIVE</b> Interrupt is masked out. 1 <sub>B</sub> <b>ACTIVE</b> Interrupt is activated.
NPTX	12	RW	<b>Next Page Transmitted Mask</b> When active, MDINT is activated upon transmission of the currently stored next page in STD_AN_NPTX. 0 <sub>B</sub> <b>INACTIVE</b> Interrupt is masked out. 1 <sub>B</sub> <b>ACTIVE</b> Interrupt is activated.
ANE	11	RW	<b>Auto-Negotiation Error Mask</b> When active, MDINT is activated upon detection of an ANEG error. 0 <sub>B</sub> <b>INACTIVE</b> Interrupt is masked out. 1 <sub>B</sub> <b>ACTIVE</b> Interrupt is activated.
ANC	10	RW	<b>Auto-Negotiation Complete Mask</b> When active, MDINT is activated upon completion of the ANEG process. 0 <sub>B</sub> <b>INACTIVE</b> Interrupt is masked out. 1 <sub>B</sub> <b>ACTIVE</b> Interrupt is activated.

Field	Bits	Type	Description (cont'd)
LOR	8	RW	<b>SyncE Loss Of Reference</b> When active, MDINT is activated upon loss of SyncE reference clock. 0 <sub>B</sub> <b>INACTIVE</b> Interrupt is masked out. 1 <sub>B</sub> <b>ACTIVE</b> Interrupt is activated.
LP	7	RW	<b>LP Entry Indication Mask</b> 0 <sub>B</sub> <b>INACTIVE</b> Interrupt is masked out. The STA does not need to be informed of the event. 1 <sub>B</sub> <b>ACTIVE</b> Interrupt is activated. The STA receives MDINT when the PHY is about to enter LP.
TEMP	6	RW	<b>TEMP</b> 0 <sub>B</sub> <b>INACTIVE</b> Interrupt is masked out. The STA does not need to be informed of the event. 1 <sub>B</sub> <b>ACTIVE</b> Interrupt is activated. The interrupt is triggered when the temperature goes beyond the normal operating range.
ADSC	5	RW	<b>Link Speed Auto-Downspeed Detect Mask</b> When active, MDINT is activated upon detection of a link speed ADS event. 0 <sub>B</sub> <b>INACTIVE</b> Interrupt is masked out. 1 <sub>B</sub> <b>ACTIVE</b> Interrupt is activated.
MDIPC	4	RW	<b>MDI Polarity Change Detect Mask</b> When active, MDINT is activated upon detection of an MDI polarity change event. 0 <sub>B</sub> <b>INACTIVE</b> Interrupt is masked out. 1 <sub>B</sub> <b>ACTIVE</b> Interrupt is activated.
MDIXC	3	RW	<b>MDIX Change Detect Mask</b> When active, MDINT is activated upon detection of an MDI/MDIX cross-over change event. 0 <sub>B</sub> <b>INACTIVE</b> Interrupt is masked out. 1 <sub>B</sub> <b>ACTIVE</b> Interrupt is activated.
DXMC	2	RW	<b>Duplex Mode Change Mask</b> When active, MDINT is activated upon detection of full or half-duplex change. 0 <sub>B</sub> <b>INACTIVE</b> Interrupt is masked out. 1 <sub>B</sub> <b>ACTIVE</b> Interrupt is activated.
LSPC	1	RW	<b>Link Speed Change Mask</b> When active, MDINT is activated upon detection of link speed change. 0 <sub>B</sub> <b>INACTIVE</b> Interrupt is masked out. 1 <sub>B</sub> <b>ACTIVE</b> Interrupt is activated.
LSTC	0	RW	<b>Link State Change Mask</b> When active, MDINT is activated upon detection of link status change. 0 <sub>B</sub> <b>INACTIVE</b> Interrupt is masked out. 1 <sub>B</sub> <b>ACTIVE</b> Interrupt is activated.

### Interrupt Status Register (Register 0.26)

This register defines the event source for the MDINT interrupt sent from the GPHY to an external chip.

PHY\_ISTAT is a cleared on read by the STA.

IEEE Standard Register=0.26

### PHY\_ISTAT

### Interrupt Status Register (Register 0.26)

Reset Value

0000<sub>H</sub>

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
WOL	MSRE	NPRX	NPTX	ANE	ANC	RES	LOR	LP	TEMP	ADSC	MDIPC	MDIXC	DXMC	LSPC	LSTC
rosc	rosc	rosc	rosc	rosc	rosc		rosc	rosc	rosc	rosc	rosc	rosc	rosc	rosc	rosc

Field	Bits	Type	Description
WOL	15	ROSC	<b>Wake-on-LAN Interrupt Status</b> When this bit is set, the MDINT is activated upon detection of a valid WoL event. 0 <sub>B</sub> <b>INACTIVE</b> This event is not the interrupt source. 1 <sub>B</sub> <b>ACTIVE</b> The WoL event is the source of the interrupt.
MSRE	14	ROSC	<b>Master/Slave Resolution Error Interrupt Status</b> When this bit is set, the MDINT is activated upon detection of a MSRE during a 1000BASE-T ANEG. 0 <sub>B</sub> <b>INACTIVE</b> This event is not the interrupt source. 1 <sub>B</sub> <b>ACTIVE</b> The MSRE event is the source of the interrupt.
NPRX	13	ROSC	<b>Next Page Received Interrupt Status</b> When this bit is set, the MDINT is activated upon reception of a next page in STD_AN_NPRX. 0 <sub>B</sub> <b>INACTIVE</b> This event is not the interrupt source. 1 <sub>B</sub> <b>ACTIVE</b> The NPRX event is the source of the interrupt.
NPTX	12	ROSC	<b>Next Page Transmitted Interrupt Status</b> When this bit is set, the MDINT is activated upon transmission of the currently stored next page in STD_AN_NPTX. 0 <sub>B</sub> <b>INACTIVE</b> This event is not the interrupt source. 1 <sub>B</sub> <b>ACTIVE</b> The NPTX event is the source of the interrupt.
ANE	11	ROSC	<b>Auto-Negotiation Error Interrupt Status</b> When this bit is set, the MDINT is activated upon detection of an ANEG error. 0 <sub>B</sub> <b>INACTIVE</b> This event is not the interrupt source. 1 <sub>B</sub> <b>ACTIVE</b> The ANEG error event is the source of the interrupt.
ANC	10	ROSC	<b>Auto-Negotiation Complete Interrupt Status</b> When this bit is set, the MDINT is activated upon completion of the ANEG process. 0 <sub>B</sub> <b>INACTIVE</b> This event is not the interrupt source. 1 <sub>B</sub> <b>ACTIVE</b> The ANEG complete event is the source of the interrupt.

Field	Bits	Type	Description (cont'd)
LOR	8	ROSC	<b>SyncE Loss Of Reference</b> When this bit is set, MDINT is activated upon loss of SyncE reference clock. 0 <sub>B</sub> <b>INACTIVE</b> This event is not the interrupt source. 1 <sub>B</sub> <b>ACTIVE</b> The LOR change event is the source of the interrupt.
LP	7	ROSC	<b>LP Entry Indication</b> 0 <sub>B</sub> <b>INACTIVE</b> No indication of LP entry 1 <sub>B</sub> <b>ACTIVE</b> Indication of LP entry.
TEMP	6	ROSC	<b>TEMP</b> Indicates that thermal mitigation action must be taken when the temperature goes beyond the normal operating range. The GPHY implements ADS by default when this happens, but it is possible to disable ADS. When the SoC disables ADS, it is recommended that the SoC initiates a link down and changes the speed capability to cool the device back to the normal temperature range. When the temperature reaches the maximum absolute rating, the device resets for safety purposes. Thermal mitigation must ensure that the maximum absolute temperature limits are never reached. 0 <sub>B</sub> <b>INACTIVE</b> This event is not the interrupt source. 1 <sub>B</sub> <b>ACTIVE</b> The TEMP change event is the source of the interrupt.
ADSC	5	ROSC	<b>Link Speed Auto-Downspeed Detect Interrupt Status</b> When this bit is set, the MDINT is activated upon detection of a link speed ADS event. 0 <sub>B</sub> <b>INACTIVE</b> This event is not the interrupt source. 1 <sub>B</sub> <b>ACTIVE</b> The ADSC change event is the source of the interrupt.
MDIPC	4	ROSC	<b>MDI Polarity Change Detect Interrupt Status</b> When this bit is set, the MDINT is activated upon detection of an MDI polarity change event. 0 <sub>B</sub> <b>INACTIVE</b> This event is not the interrupt source. 1 <sub>B</sub> <b>ACTIVE</b> The MDIPC change event is the source of the interrupt.
MDIXC	3	ROSC	<b>MDIX Change Detect Interrupt Status</b> When this bit is set, the MDINT is activated upon detection of an MDI/MDIX cross-over change event. 0 <sub>B</sub> <b>INACTIVE</b> This event is not the interrupt source. 1 <sub>B</sub> <b>ACTIVE</b> The MDIX change event is the source of the interrupt.
DXMC	2	ROSC	<b>Duplex Mode Change Interrupt Status</b> When this bit is set, the MDINT is activated upon detection of a full or half-duplex change. 0 <sub>B</sub> <b>INACTIVE</b> This event is not the interrupt source. 1 <sub>B</sub> <b>ACTIVE</b> The DXMC change event is the source of the interrupt.
LSPC	1	ROSC	<b>Link Speed Change Interrupt Status</b> When this bit is set, the MDINT is activated upon detection of link speed change. 0 <sub>B</sub> <b>INACTIVE</b> This event is not the interrupt source. 1 <sub>B</sub> <b>ACTIVE</b> The LSPC change event is the source of the interrupt.

Field	Bits	Type	Description (cont'd)
LSTC	0	ROSC	<b>Link State Change Interrupt Status</b> When this bit is set, the MDINT is activated upon detection of link status change. 0 <sub>B</sub> <b>INACTIVE</b> This event is not the interrupt source. 1 <sub>B</sub> <b>ACTIVE</b> The LSTC change event is the source of the interrupt.

### LED Control Register (Register 0.27)

This register contains the control bits for direct access to the LEDs by setting the on/off LEDxA bits (where x is from 0 to 4).

To directly control the LED, the integrated LED functions must be disabled by the LEDxEN bit in this register.

The integrated LED functions are specified in the more sophisticated LED control registers in the MMD device VSPEC1.

IEEE Standard Register=0.27

### PHY\_LED

Reset Value

### LED Control Register (Register 0.27)

FF00<sub>H</sub>

15	12	11	10	9	8	7	4	3	2	1	0
RES		LED3EN	LED2EN	LED1EN	LED0EN	RES1		LED3DA	LED2DA	LED1DA	LED0DA
RW		RW	RW	RW	RW	RO		RW	RW	RW	RW

Field	Bits	Type	Description
RES	15:12	RW	<b>Reserved</b> The default value must not be changed.
LED3EN	11	RW	<b>Enable Integrated Function of LED3</b> Write a 0 to this bit to disable the pre-configured integrated function for this LED. The LED remains off unless directly accessed via LED3DA. 0 <sub>B</sub> <b>DISABLE</b> Disables the integrated LED function. 1 <sub>B</sub> <b>ENABLE</b> Enables the integrated LED function.
LED2EN	10	RW	<b>Enable Integrated Function of LED2</b> Write a 0 to this bit to disable the pre-configured integrated function for this LED. The LED remains off unless directly accessed via LED2DA. 0 <sub>B</sub> <b>DISABLE</b> Disables the integrated LED function. 1 <sub>B</sub> <b>ENABLE</b> Enables the integrated LED function.
LED1EN	9	RW	<b>Enable Integrated Function of LED1</b> Write a 0 to this bit to disable the pre-configured integrated function for this LED. The LED remains off unless directly accessed via LED1DA. 0 <sub>B</sub> <b>DISABLE</b> Disables the integrated LED function. 1 <sub>B</sub> <b>ENABLE</b> Enables the integrated LED function.
LED0EN	8	RW	<b>Enable Integrated Function of LED0</b> Write a 0 to this bit to disable the pre-configured integrated function for this LED. The LED remains off unless directly accessed via LED0DA. 0 <sub>B</sub> <b>DISABLE</b> Disables the integrated LED function. 1 <sub>B</sub> <b>ENABLE</b> Enables the integrated LED function.
RES1	7:4	RO	<b>Reserved</b> Write as zero, ignored on read.
LED3DA	3	RW	<b>Direct Access to LED3</b> Write a 1 to this bit to illuminate the LED. LED3EN must be set to zero. 0 <sub>B</sub> <b>OFF</b> Switch off the LED. 1 <sub>B</sub> <b>ON</b> Switch on the LED.

Field	Bits	Type	Description (cont'd)
LED2DA	2	RW	<b>Direct Access to LED2</b> Write a 1 to this bit to illuminate the LED. LED2EN must be set to zero. 0 <sub>B</sub> <b>OFF</b> Switch off the LED. 1 <sub>B</sub> <b>ON</b> Switch on the LED.
LED1DA	1	RW	<b>Direct Access to LED1</b> Write a 1 to this bit to illuminate the LED. LED1EN must be set to zero. 0 <sub>B</sub> <b>OFF</b> Switch off the LED. 1 <sub>B</sub> <b>ON</b> Switch on the LED.
LED0DA	0	RW	<b>Direct Access to LED0</b> Write a 1 to this bit to illuminate the LED. LED0EN must be set to zero. 0 <sub>B</sub> <b>OFF</b> Switch off the LED. 1 <sub>B</sub> <b>ON</b> Switch on the LED.

### Test-Packet Generator Control (Register 0.28)

This register controls the operation of the integrated Test-Packet Generator (TPG). This module is only used for testing purposes.

IEEE Standard Register=0.28

#### PHY\_TPGCTRL

Reset Value

### Test-Packet Generator Control (Register 0.28)

0000<sub>H</sub>

15	14	13	12	11	10	9	8	7	6	4	3	2	1	0
RES	MODE	RES3	IPGL			TYPE	RES2		SIZE		RES1		STAR T	EN
rw	rw	ro	rw			rw	ro		rw		ro		rw	rw

Field	Bits	Type	Description
RES	15:14	RW	<b>Reserved</b> Write as zero, ignore on read.
MODE	13	RW	<b>TPG Mode</b> Configures the packet generation mode. 0 <sub>B</sub> <b>CONTINUOUS</b> Sends packets continuously. 1 <sub>B</sub> <b>SINGLE</b> Sends a single packet.
RES3	12	RO	<b>Reserved</b> Write as zero, ignore on read.
IPGL	11:10	RW	<b>Inter-Packet Gap Length</b> Configures the length of the inter-packet gap in bit times. 00 <sub>B</sub> <b>RES</b> Reserved 01 <sub>B</sub> <b>BT96</b> Length is 96 bit times 10 <sub>B</sub> <b>BT960</b> Length is 960 bit times 11 <sub>B</sub> <b>BT9600</b> Length is 9600 bit times
TYPE	9:8	RW	<b>Packet Data Type</b> Configures the packet data type to be either predefined, byte increment, or random. When predefined, the content of the register TPGDATA is used. 00 <sub>B</sub> <b>RANDOM</b> Uses random data as the packet content. 01 <sub>B</sub> <b>BYTEINC</b> Uses byte increment as the packet content. 10 <sub>B</sub> <b>PREDEF</b> Uses predefined content of the register TPGDATA. 11 <sub>B</sub> <b>RES</b> Reserved.
RES2	7	RO	<b>Reserved.</b> Write as zero, ignore on read.

Field	Bits	Type	Description (cont'd)
SIZE	6:4	RW	<b>Packet Size</b> Configures the size of the generated Ethernet packets in bytes. The size includes DA, SA, length/type, payload, and FCS. 000 <sub>B</sub> <b>B64</b> Packet length is 64 bytes 001 <sub>B</sub> <b>B2048</b> Packet length is 2048 bytes 010 <sub>B</sub> <b>B256</b> Packet length is 256 bytes 011 <sub>B</sub> <b>B4096</b> Packet length is 4096 bytes 100 <sub>B</sub> <b>B1024</b> Packet length is 1024 bytes 101 <sub>B</sub> <b>B1518</b> Packet length is 1518 bytes 110 <sub>B</sub> <b>B9000</b> Packet length is 9000 bytes
RES1	3:2	RO	<b>Reserved</b> Write as zero, ignore on read.
START	1	RW	<b>Start or Stop TPG Data Generation.</b> Starts the TPG data generation. Depending on the MODE, the TPG sends only one packet or chunks of 10000 packets until stopped. 0 <sub>B</sub> <b>STOP</b> Stops the TPG data generation. 1 <sub>B</sub> <b>START</b> Starts the TPG data generation.
EN	0	RW	<b>Enable the TPG</b> Enables the TPG for data generation. 0 <sub>B</sub> <b>DISABLE</b> Disables the TPG 1 <sub>B</sub> <b>ENABLE</b> Enables the TPG

### Test-Packet Generator Data (Register 0.29)

Specifies the payload data to be used when sending a non-random data packet. All payload data bytes are sent with this value.


IEEE Standard Register=0.29

### PHY\_TPGDATA

### Test-Packet Generator Data (Register 0.29)

Reset Value

00AA<sub>H</sub>



Field	Bits	Type	Description
DA	15:12	RW	<b>Destination Address</b> Configures the destination address nibble. The destination address builds up to 00-03-19-FF-FF-F[DA].
SA	11:8	RW	<b>Source Address</b> Configures the source address nibble. The source address builds up to 00-03-19-FF-FF-F[SA].
DATA	7:0	RW	<b>Data Byte to be Transmitted</b> This is the content of the payload bytes in the frame to send constant data. The bit masks are shown here. For configuration details, refer to the corresponding chapter. 80 <sub>H</sub> <b>PREC</b> Selects whether to take full precision (1) or reduced precision (0) at bit 7 60 <sub>H</sub> <b>PREC2</b> For reduced precision, selects the options with bits [6:5] 10 <sub>H</sub> <b>RESERVED</b> Reserved

### Firmware Version Register (Register 0.30)

This register contains the version of the PHY firmware. The firmware initializes the version number at boot time with its current software version. This register is read-only by the external STA.


IEEE Standard Register=0.30

#### PHY\_FWV

Reset Value

### Firmware Version Register (Register 0.30)

0000<sub>H</sub>



Field	Bits	Type	Description
REL	15	RO	<b>Release Indication</b> This parameter indicates either a test or a release version. 0 <sub>B</sub> <b>TEST</b> Indicates a test version. 1 <sub>B</sub> <b>RELEASE</b> Indicates a released version.
MAJOR	14:8	RO	<b>Major Version Number</b> Specifies the main version release number of the firmware.
MINOR	7:0	RO	<b>Minor Version Number</b> Specifies the sub-version release number of the firmware.

### Internal Test Modes CDIAG and ABIST (Register 0.31)

This is the control register used to configure the Gigabit Ethernet behavior of the PHY. Refer to IEEE 802.3 40.5.1.1.

IEEE Standard Register=0.31

### PHY\_TEST

Reset Value

### Internal Test Modes CDIAG and ABIST (Register 0.31)

0000<sub>H</sub>

15	13	12	8	7	6	5	4	3	0
TM		RES			ABU ART	ABRE T	ABSEL		ABOPT
rw		rw			rw	rw	rw		rw

Field	Bits	Type	Description
TM	15:13	RW	<b>Proprietary Test Modes ABIST and CDIAG</b> Enters the test mode. Any value different from 6 or 7 has no effect. 110 <sub>B</sub> <b>CDIAG</b> GPHY-specific cable diagnostic 111 <sub>B</sub> <b>ABIST</b> GPHY-specific analog built-in self-test
RES	12:8	RW	<b>Reserved</b>
ABUART	7	RW	<b>ABIST UART Output for Debug</b> When this bit is set to 1 <sub>B</sub> , it enables a detail report on the debug UART output. This is used to debug the feature and not for production mode, because in that case the two LED signals are not used to indicate completion or pass fail. An alternative to the UART output is to read the STB via MDIO commands. 0 <sub>B</sub> <b>NORMAL</b> ABIST normal output 1 <sub>B</sub> <b>UART</b> ABIST output to UART
ABRET	6	RW	<b>ABIST ReTrig</b> When this bis is set to 1 <sub>B</sub> , it enables a restart of the selected ABIST test. This is used to debug the feature and not for production mode. 0 <sub>B</sub> <b>NORMAL</b> Normal mode 1 <sub>B</sub> <b>RETRIG</b> Restarts the current ABIST test.
ABSEL	5:4	RW	<b>ABIST Sub-mode Selection</b> 00 <sub>B</sub> <b>ANALOG</b> ABIST analog tests 01 <sub>B</sub> <b>DC</b> ABIST DC tests 01 <sub>B</sub> <b>RES</b> Reserved 11 <sub>B</sub> <b>RES</b> Reserved

Field	Bits	Type	Description (cont'd)
ABOPT	3:0	RW	<b>ABIST Option for DC test</b> 0000 <sub>B</sub> ABIST DC test for 10BASE-T mode LD, maximum positive differential level 0001 <sub>B</sub> ABIST DC test for 1000BASE-T mode LD, maximum positive differential level 0010 <sub>B</sub> ABIST DC test for 10BASE-T mode LD, 0 differential level 0011 <sub>B</sub> ABIST DC test for 1000BASE-T mode LD, 0 differential level 0100 <sub>B</sub> ABIST DC test for 10BASE-T mode LD, maximum negative differential level 0101 <sub>B</sub> ABIST DC test for 1000BASE-T mode LD, maximum negative differential level 0110 <sub>B</sub> ABIST DC test for 2.5GBASE-T mode LD, maximum positive differential level 0111 <sub>B</sub> ABIST DC test for 2.5GBASE-T mode LD, 0 differential level 1000 <sub>B</sub> ABIST DC test for 2.5GBASE-T mode LD, maximum negative differential level

## 6 PHY MMD Registers Detailed Description

**Table 29** Register Access Type

Mode	Symbol
Status Register (Status or Ability Register)	RO
Read-Write Register (MDIO Register)	RW
Read-Write Self-Clearing Register (bit is cleared after read from MDIO)	RWSC
Read-Only Self-Clearing Register (bit is cleared after read from MDIO)	ROSC

## 6.1 Standard PMAPMD Registers for MMD=0x01

**Table 30 Registers Overview- Standard PMAPMD Registers**

Register Short Name	Register Long Name	Reset Value
<a href="#">PMA_CTRL1</a>	PMA/PMD Control 1 (Register 1.0)	2058 <sub>H</sub>
<a href="#">PMA_STAT1</a>	PMA/PMD Status 1 (Register 1.1)	0000 <sub>H</sub>
<a href="#">PMA_DEVID1</a>	PHY Identifier 1 (Register 1.2)	C133 <sub>H</sub>
<a href="#">PMA_DEVID2</a>	PHY Identifier 2 (Register 1.3)	5400 <sub>H</sub> <sup>1)</sup>
<a href="#">PMA_SPEED_ABILITY</a>	PMA/PMD Speed Ability (Register 1.4)	2070 <sub>H</sub>
<a href="#">PMA_DIP1</a>	Devices in Package 1 (Register 1.5)	008B <sub>H</sub>
<a href="#">PMA_DIP2</a>	Devices in Package 2 (Register 1.6)	C000 <sub>H</sub>
<a href="#">PMA_CTL2</a>	PMA/PMD Control 2 (Register 1.7)	0030 <sub>H</sub>
<a href="#">PMA_STAT2</a>	PMA/PMD Status 2 (Register 1.8)	8200 <sub>H</sub>
<a href="#">PMA_EXT_ABILITY</a>	PMA/PMD Extended Ability (Register 1.11)	41A0 <sub>H</sub>
<a href="#">PMA_PACKID1</a>	AN Package Identifier (Register 1.14)	C133 <sub>H</sub>
<a href="#">PMA_PACKID2</a>	AN Package Identifier (Register 1.15)	5400 <sub>H</sub> <sup>1)</sup>
<a href="#">PMA_MGBT_EXTAB</a>	PMAPMD Extended Ability (Register 1.21)	0001 <sub>H</sub>
<a href="#">PMA_MGBT_STAT</a>	MULTIGBASE-T Status (Register 1.129)	0000 <sub>H</sub>
<a href="#">PMA_MGBT_POLARITY</a>	MULTIGBASE-T Pair Swap and Polarity (Register 1.130)	0003 <sub>H</sub>
<a href="#">PMA_MGBT_TX_PBO</a>	MULTIGBASE-T Tx Power Backoff and PHY Short Reach Setting (Register 1.131)	0000 <sub>H</sub>
<a href="#">PMA_MGBT_TEST_MODE</a>	MULTIGBASE-T Test Mode (Register 1.132)	0000 <sub>H</sub>
<a href="#">PMA_MGBT_SNR_OPMARGIN_A</a>	MULTIGBASE-T SNR Margin Channel A (Register 1.133)	0000 <sub>H</sub>
<a href="#">PMA_MGBT_SNR_OPMARGIN_B</a>	MULTIGBASE-T SNR Margin Channel B (Register 1.134)	0000 <sub>H</sub>
<a href="#">PMA_MGBT_SNR_OPMARGIN_C</a>	MULTIGBASE-T SNR Margin Channel C (Register 1.135)	0000 <sub>H</sub>
<a href="#">PMA_MGBT_SNR_OPMARGIN_D</a>	MULTIGBASE-T SNR Margin Channel D (Register 1.136)	0000 <sub>H</sub>
<a href="#">PMA_MGBT_MINMARGIN_A</a>	MULTIGBASE-T SNR Minimum Margin Channel A (Register 1.137)	0000 <sub>H</sub>
<a href="#">PMA_MGBT_MINMARGIN_B</a>	MULTIGBASE-T SNR Minimum Margin Channel B (Register 1.138)	0000 <sub>H</sub>
<a href="#">PMA_MGBT_MINMARGIN_C</a>	MULTIGBASE-T SNR Minimum Margin Chan C (Register 1.139)	0000 <sub>H</sub>
<a href="#">PMA_MGBT_MINMARGIN_D</a>	MULTIGBASE-T SNR Minimum Margin Chan D (Register 1.140)	0000 <sub>H</sub>
<a href="#">PMA_MGBT_POWER_A</a>	MULTIGBASE-T Rx Power Channel A (Register 1.141)	0000 <sub>H</sub>
<a href="#">PMA_MGBT_POWER_B</a>	MULTIGBASE-T Rx Power Channel B (Register 1.142)	0000 <sub>H</sub>
<a href="#">PMA_MGBT_POWER_C</a>	MULTIGBASE-T Rx Power Chan C (Register 1.143)	0000 <sub>H</sub>
<a href="#">PMA_MGBT_POWER_D</a>	MULTIGBASE-T Rx Power Chan D (Register 1.144)	0000 <sub>H</sub>
<a href="#">PMA_MGBT_SKEW_DELAY_0</a>	MULTIGBASE-T Skew Delay 0 (Register 1.145)	0000 <sub>H</sub>
<a href="#">PMA_MGBT_SKEW_DELAY_1</a>	MULTIGBASE-T Skew Delay 1 (Register 1.146)	0000 <sub>H</sub>

**Table 30 Registers Overview- Standard PMAPMD Registers (cont'd)**

Register Short Name	Register Long Name	Reset Value
<a href="#">PMA_MGBT_FAST_RETRAIN_STA_CTRL</a>	MULTIGBASE-T Skew Delay 2 (Register 1.147)	0010 <sub>H</sub>
<a href="#">PMA_TIMESYNC_CAP</a>	PMA TimeSync Capability Indication (Register 1.1800)	0000 <sub>H</sub>

1) For the device specific reset value, see the Product and Package Naming table in the [Product Ordering Information](#) chapter.

## 6.1.1 PMAPMD Register Descriptions

This section describes all the PMAPMD registers in detail.

### PMA/PMD Control 1 (Register 1.0)

IEEE Standard Register=1.0

#### PMA\_CTRL1

#### PMA/PMD Control 1 (Register 1.0)

Reset Value

2058<sub>H</sub>

15	14	13	12	11	10	7	6	5	2	1	0
RST	RES	SSL	RES	LOW_POWER*	RES	SSM	SPEED_SEL	NS1	NS2		
RW		RW		RW		RW	RW		RO	RO	

Field	Bits	Type	Description
RST	15	RW	<b>Reset</b> 0 <sub>B</sub> Normal operation 1 <sub>B</sub> PMA/PMD reset
SSL	13	RW	<b>Speed Selection (LSB)</b> Used in conjunction with field SPEED_SEL_MSB. MSB LSB: 00 <sub>B</sub> 10 Mbps 01 <sub>B</sub> 100 Mbps 10 <sub>B</sub> 1000 Mbps 11 <sub>B</sub> Bits [5:2] select the speed (SPEED_SEL field)
LOW_POWER	11	RW	<b>Low Power</b> 0 <sub>B</sub> Normal operation 1 <sub>B</sub> Enters low power mode.
SSM	6	RW	<b>Speed Selection (MSB)</b> Used in conjunction with field SPEED_SEL_LSB. MSB LSB: 00 <sub>B</sub> 10 Mbps 01 <sub>B</sub> 100 Mbps 10 <sub>B</sub> 1000 Mbps 11 <sub>B</sub> Bits [5:2] select the speed (SPEED_SEL field)
SPEED_SEL	5:2	RW	<b>Speed Selection</b> Bit usage (from bit 5 to bit 2): 0 0 0 0 <sub>B</sub> Not supported. The speed defaults to 2.5 Gbps. 0 0 0 1 <sub>B</sub> Not supported. The speed defaults to 2.5 Gbps. 0 0 1 0 <sub>B</sub> Not supported. The speed defaults to 2.5 Gbps. 0 0 1 1 <sub>B</sub> Not supported. The speed defaults to 2.5 Gbps. 0 1 0 0 <sub>B</sub> Not supported. The speed defaults to 2.5 Gbps. 0 1 0 1 <sub>B</sub> Not supported. The speed defaults to 2.5 Gbps. 0 1 1 0 <sub>B</sub> 2.5 Gbps 0 1 1 1 <sub>B</sub> Not supported 1 x x x <sub>B</sub> Reserved

---

Field	Bits	Type	Description (cont'd)
NS1	1	RO	<b>Not Supported</b> PMA remote loopback mode is not supported by the GPHY.
NS2	0	RO	<b>Not Supported</b> PMA local loopback mode is not supported by the GPHY.

### PMA/PMD Status 1 (Register 1.1)


IEEE Standard Register=1.1

#### PMA\_STAT1

#### PMA/PMD Status 1 (Register 1.1)

Reset Value

0000<sub>H</sub>



Field	Bits	Type	Description
FAULT	7	RO	<b>Fault</b> 0 <sub>B</sub> Fault condition not detected 1 <sub>B</sub> Fault condition detected
RX_LINK_STA TUS	2	RO	<b>Receive Link Status</b> 0 <sub>B</sub> PMA/PMD receive link down 1 <sub>B</sub> PMA/PMD receive link up
LOW_POWER _ABILITY	1	RO	<b>Low Power Ability</b> 0 <sub>B</sub> PMA/PMD does not support low power mode. 1 <sub>B</sub> PMA/PMD supports low power mode.

### PHY Identifier 1 (Register 1.2)

IEEE Standard Register=1.2


Bits 31 - 16 of device ID

PMA\_DEVID1

Reset Value

PHY Identifier 1 (Register 1.2)

C133<sub>H</sub>



Field	Bits	Type	Description
OUI	15:0	RO	<b>Organizationally Unique Identifier</b> Organizationally Unique Identifier Bits 3:18

### PHY Identifier 2 (Register 1.3)

IEEE Standard Register=1.3

Bits 15 - 0 of device ID

#### PMA\_DEVID2

### PHY Identifier 2 (Register 1.3)

Reset Value

5400<sub>H</sub>



Field	Bits	Type	Description
OUI	15:10	RO	<b>Organizationally Unique Identifier Bits 19:24</b>
LDN	9:4	RO	<b>Device Number</b> Specifies the device number <sup>1)</sup> to distinguish between several different products.
LDRN	3:0	RO	<b>Device Revision Number</b> Specifies the device revision number <sup>1)</sup> to distinguish between several versions of this device.

1) For the device specific reset value, see the Product and Package Naming table in the [Product Ordering Information](#) chapter.

### PMA/PMD Speed Ability (Register 1.4)

IEEE Standard Register=1.4

#### PMA\_SPEED\_ABILITY

#### PMA/PMD Speed Ability (Register 1.4)

Reset Value

2070<sub>H</sub>

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RES	CAP_5G	CAP_2G5	RES2	RES		CAP_100G	CAP_40G	CAP_10_1G	CAP_10M	CAP_100M	CAP_1000M	RES	R10PASS*	CAP_2BA*	CAP_10G*
ro	ro	ro	ro			ro	ro	ro	ro	ro	ro		ro	ro	ro

Field	Bits	Type	Description
CAP_5G	14	RO	<b>Not Supported</b> 0 <sub>B</sub> PMA/PMD is not capable of operating as 5 Gbps. 1 <sub>B</sub> PMA/PMD is capable of operating at 5 Gbps.
CAP_2G5	13	RO	<b>2.5 G capable</b> 0 <sub>B</sub> PMA/PMD is not capable of operating as 2.5 Gbps. 1 <sub>B</sub> PMA/PMD is capable of operating at 2.5 Gbps.
RES2	12	RO	<b>Reserved</b> Value always 0
CAP_100G	9	RO	<b>Not Supported</b> 0 <sub>B</sub> PMA/PMD is not capable of operating as 100 Gbps. 1 <sub>B</sub> PMA/PMD is capable of operating at 100 Gbps.
CAP_40G	8	RO	<b>Not Supported</b> 0 <sub>B</sub> PMA/PMD is not capable of operating as 40 Gbps. 1 <sub>B</sub> PMA/PMD is capable of operating at 40 Gbps.
CAP_10_1G	7	RO	<b>Not Supported</b> 0 <sub>B</sub> PMA/PMD is not capable of operating at 10 Gbps downstream and 1 Gbps upstream. 1 <sub>B</sub> PMA/PMD is capable of operating at 10 Gbps downstream and 1 Gbps upstream.
CAP_10M	6	RO	<b>10M capable</b> 0 <sub>B</sub> PMA/PMD is not capable of operating as 10 Mbps. 1 <sub>B</sub> PMA/PMD is capable of operating at 10 Mbps.
CAP_100M	5	RO	<b>100M capable</b> 0 <sub>B</sub> PMA/PMD is not capable of operating as 100 Mbps. 1 <sub>B</sub> PMA/PMD is capable of operating at 100 Mbps.
CAP_1000M	4	RO	<b>1000M capable</b> 0 <sub>B</sub> PMA/PMD is not capable of operating as 1000 Mbps. 1 <sub>B</sub> PMA/PMD is capable of operating at 1000 Mbps.
R10PASS_TS_CAPABLE	2	RO	<b>Not Supported</b> 0 <sub>B</sub> PMA/PMD is not capable of operating as 10PASS-TS. 1 <sub>B</sub> PMA/PMD is capable of operating as 10PASS-TS.

Field	Bits	Type	Description (cont'd)
CAP_2BASE_TL	1	RO	<b>Not Supported</b> 0 <sub>B</sub> PMA/PMD is not capable of operating as 2BASE-TL. 1 <sub>B</sub> PMA/PMD is capable of operating as 2BASE-TL.
CAP_10G_CAP	0	RO	<b>Not Supported</b> 0 <sub>B</sub> PMA/PMD is not capable of operating at 10 Gbps. 1 <sub>B</sub> PMA/PMD is capable of operating at 10 Gbps.

## Devices in Package 1 (Register 1.5)

IEEE Standard Register=1.5

### PMA\_DIP1

## Devices in Package 1 (Register 1.5)

Reset Value

008B<sub>H</sub>

15	12	11	10	9	8	7	6	5	4	3	2	1	0
RES		SEP_PMA*	SEP_PMA*	SEP_PMA*	SEP_PMA*	ANEG	TC	DTE_XS	PHY_XS	PCS	WIS	PMD_PMA	CLAUSE*
ro		ro	ro	ro	ro	ro	ro	ro	ro	ro	ro	ro	ro

Field	Bits	Type	Description
RES	15:12	RO	<b>Reserved</b> Ignore on read
SEP_PMA_4	11	RO	<b>Separate PMA (4)</b> 0 <sub>B</sub> Separate PMA (4) not present in package 1 <sub>B</sub> Separate PMA (4) present in package
SEP_PMA_3	10	RO	<b>Separate PMA (3)</b> 0 <sub>B</sub> Separate PMA (3) not present in package 1 <sub>B</sub> Separate PMA (3) present in package
SEP_PMA_2	9	RO	<b>Separate PMA (2)</b> 0 <sub>B</sub> Separate PMA (2) not present in package 1 <sub>B</sub> Separate PMA (2) present in package
SEP_PMA_1	8	RO	<b>Separate PMA (1)</b> 0 <sub>B</sub> Separate PMA (1) not present in package 1 <sub>B</sub> Separate PMA (1) present in package
ANEG	7	RO	<b>Auto-Negotiation Present</b> This bit is always set to 1 <sub>B</sub> in the GPHY. 0 <sub>B</sub> ANEG not present in package 1 <sub>B</sub> ANEG present in package
TC	6	RO	<b>TC Present</b> 0 <sub>B</sub> TC not present in package 1 <sub>B</sub> TC present in package
DTE_XS	5	RO	<b>DTE XS Present</b> 0 <sub>B</sub> DTE XS not present in package 1 <sub>B</sub> DTE XS present in package
PHY_XS	4	RO	<b>PHY XS Present</b> 0 <sub>B</sub> PHY XS not present in package 1 <sub>B</sub> PHY XS present in package
PCS	3	RO	<b>PCS Present</b> This bit is always set to 1 <sub>B</sub> in the GPHY. 0 <sub>B</sub> PCS not present in package 1 <sub>B</sub> PCS present in package

Field	Bits	Type	Description (cont'd)
WIS	2	RO	<b>WIS Present</b> 0 <sub>B</sub> WIS not present in package 1 <sub>B</sub> WIS present in package
PMD_PMA	1	RO	<b>PMD/PMA Present</b> This bit is always set to 1 <sub>B</sub> in the GPHY. 0 <sub>B</sub> PMA/PMD not present in package 1 <sub>B</sub> PMA/PMD present in package
CLAUSE_22	0	RO	<b>Clause 22 Registers Present</b> This bit is always set to 1 <sub>B</sub> in the GPHY. 0 <sub>B</sub> Clause 22 registers not present in package 1 <sub>B</sub> Clause 22 registers present in package

## Devices in Package 2 (Register 1.6)

IEEE Standard Register=1.6

### PMA\_DIP2

Reset Value

## Devices in Package 2 (Register 1.6)

C000<sub>H</sub>

15	14	13	12																0
<b>VSPE C2</b>	<b>VSPE C1</b>	<b>CLA_2 2_*</b>																	
ro	ro	ro																	

Field	Bits	Type	Description
VSPEC2	15	RO	<b>Vendor-specific Device 2</b> This bit is always set to 1 <sub>B</sub> in the GPHY. 0 <sub>B</sub> Vendor-specific device 2 not present in package 1 <sub>B</sub> Vendor-specific device 2 present in package
VSPEC1	14	RO	<b>Vendor-specific Device 1</b> This bit is always set to 1 <sub>B</sub> in the GPHY. 0 <sub>B</sub> Vendor-specific device 1 not present in package 1 <sub>B</sub> Vendor-specific device 1 present in package
CLA_22_EXT	13	RO	<b>Clause 22 Extension</b> 0 <sub>B</sub> Clause 22 extension not present in package 1 <sub>B</sub> Clause 22 extension present in package
RES	12:0	RO	<b>Reserved</b> Ignore on read.

# PMA/PMD Control 2 (Register 1.7)


IEEE Standard Register=1.7

## PMA\_CTL2

### PMA/PMD Control 2 (Register 1.7)

Reset Value

0030<sub>H</sub>



Field	Bits	Type	Description
PMA_PMD_TYPE_SEL	5:0	RW	<b>PMA/PMD Type Selection</b> 5 4 3 2 1 0 Others = Reserved 1 1 0 0 0 1 <sub>B</sub> Unsupported, defaults to 2.5GBASE-T PMA 1 1 0 0 0 0 <sub>B</sub> 2.5GBASE-T PMA 1 0 1 1 x x <sub>B</sub> Unsupported, defaults to 2.5GBASE-T PMA 1 0 1 0 1 1 <sub>B</sub> Unsupported, defaults to 2.5GBASE-T PMA 1 0 1 0 1 0 <sub>B</sub> Unsupported, defaults to 2.5GBASE-T PMA 1 0 1 0 0 1 <sub>B</sub> Unsupported, defaults to 2.5GBASE-T PMA 1 0 1 0 0 0 <sub>B</sub> Unsupported, defaults to 2.5GBASE-T PMA 1 0 0 1 1 x <sub>B</sub> Unsupported, defaults to 2.5GBASE-T PMA 1 0 0 1 0 1 <sub>B</sub> Unsupported, defaults to 2.5GBASE-T PMA 1 0 0 1 0 0 <sub>B</sub> Unsupported, defaults to 2.5GBASE-T PMA 1 0 0 0 1 1 <sub>B</sub> Unsupported, defaults to 2.5GBASE-T PMA 1 0 0 0 1 0 <sub>B</sub> Unsupported, defaults to 2.5GBASE-T PMA 1 0 0 0 0 1 <sub>B</sub> Unsupported, defaults to 2.5GBASE-T PMA 1 0 0 0 0 0 <sub>B</sub> Unsupported, defaults to 2.5GBASE-T PMA 0 1 1 1 x x <sub>B</sub> Unsupported, defaults to 2.5GBASE-T PMA 0 1 1 0 1 1 <sub>B</sub> Unsupported, defaults to 2.5GBASE-T PMA 0 1 1 0 1 0 <sub>B</sub> Unsupported, defaults to 2.5GBASE-T PMA 0 1 1 0 0 1 <sub>B</sub> Unsupported, defaults to 2.5GBASE-T PMA 0 1 1 0 0 0 <sub>B</sub> Unsupported, defaults to 2.5GBASE-T PMA 0 1 0 1 1 1 <sub>B</sub> Unsupported, defaults to 2.5GBASE-T PMA 0 1 0 1 1 0 <sub>B</sub> Unsupported, defaults to 2.5GBASE-T PMA 0 1 0 1 0 1 <sub>B</sub> Unsupported, defaults to 2.5GBASE-T PMA 0 1 0 1 0 0 <sub>B</sub> Unsupported, defaults to 2.5GBASE-T PMA 0 1 0 0 1 1 <sub>B</sub> Unsupported, defaults to 2.5GBASE-T PMA 0 1 0 0 1 0 <sub>B</sub> Unsupported, defaults to 2.5GBASE-T PMA 0 1 0 0 0 1 <sub>B</sub> Unsupported, defaults to 2.5GBASE-T PMA 0 1 0 0 0 0 <sub>B</sub> Unsupported, defaults to 2.5GBASE-T PMA

Field	Bits	Type	Description (cont'd)
PMA_PMD_TY PE_SEL	5:0	RW	<b>PMA/PMD Type Selection (cont'd)</b> 0 0 1 1 1 1 <sub>B</sub> 10BASE-T PMA/PMD 0 0 1 1 1 0 <sub>B</sub> 100BASE-TX PMA/PMD 0 0 1 1 0 1 <sub>B</sub> Unsupported, defaults to 2.5GBASE-T PMA 0 0 1 1 0 0 <sub>B</sub> 1000BASE-T PMA/PMD 0 0 1 0 1 1 <sub>B</sub> Unsupported, defaults to 2.5GBASE-T PMA 0 0 1 0 1 0 <sub>B</sub> Unsupported, defaults to 2.5GBASE-T PMA 0 0 1 0 0 1 <sub>B</sub> Unsupported, defaults to 2.5GBASE-T PMA 0 0 1 0 0 0 <sub>B</sub> Unsupported, defaults to 2.5GBASE-T PMA 0 0 0 1 1 1 <sub>B</sub> Unsupported, defaults to 2.5GBASE-T PMA 0 0 0 1 1 0 <sub>B</sub> Unsupported, defaults to 2.5GBASE-T PMA 0 0 0 1 0 1 <sub>B</sub> Unsupported, defaults to 2.5GBASE-T PMA 0 0 0 1 0 0 <sub>B</sub> Unsupported, defaults to 2.5GBASE-T PMA 0 0 0 0 1 1 <sub>B</sub> Unsupported, defaults to 2.5GBASE-T PMA 0 0 0 0 1 0 <sub>B</sub> Unsupported, defaults to 2.5GBASE-T PMA 0 0 0 0 0 1 <sub>B</sub> Unsupported, defaults to 2.5GBASE-T PMA 0 0 0 0 0 0 <sub>B</sub> Unsupported, defaults to 2.5GBASE-T PMA

## PMA/PMD Status 2 (Register 1.8)

IEEE Standard Register=1.8

### PMA\_STAT2

### PMA/PMD Status 2 (Register 1.8)

Reset Value

8200<sub>H</sub>

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
DEVICE_PRE SENT	TX_FA UL*	RX_F AUL*	TX_FA ULT	RX_F AULT	EXT_A BI*	PMD_ TX_*	RMGB T_S*	RMGB T_L*	RMGB T_E*	RMGB T_L*	RMGB T_S*	RMGB T_L*	RMGB T_E*	PMA_ LOC*	
ro	ro	ro	ro	ro	ro	ro	ro	ro	ro	ro	ro	ro	ro	ro	ro

Field	Bits	Type	Description
DEVICE_PRE SENT	15:14	RO	<b>Device Present</b> 00 <sub>B</sub> No device responding at this address 01 <sub>B</sub> No device responding at this address 10 <sub>B</sub> Device responding at this address 11 <sub>B</sub> No device responding at this address
TX_FAULT_A BILITY	13	RO	<b>Transmit Fault Ability</b> 0 <sub>B</sub> PMA/PMD is not able to detect a fault condition on the transmit path. 1 <sub>B</sub> PMA/PMD is able to detect a fault condition on the transmit path.
RX_FAULT_A BILITY	12	RO	<b>Receive Fault Ability</b> 0 <sub>B</sub> PMA/PMD is not able to detect a fault condition on the receive path. 1 <sub>B</sub> PMA/PMD is able to detect a fault condition on the receive path.
TX_FAULT	11	RO	<b>Transmit Fault</b> 0 <sub>B</sub> No fault condition on transmit path 1 <sub>B</sub> Fault condition on transmit path
RX_FAULT	10	RO	<b>Receive Fault</b> 0 <sub>B</sub> No fault condition on receive path 1 <sub>B</sub> Fault condition on receive path
EXT_ABILITIE S	9	RO	<b>Extended Abilities</b> 0 <sub>B</sub> PMA/PMD does not have extended abilities. 1 <sub>B</sub> PMA/PMD has extended abilities listed in register 1.11.
PMD_TX_DIS ABLE	8	RO	<b>PMD Transmit Disable</b> 0 <sub>B</sub> PMD is not able to disable the transmit path. 1 <sub>B</sub> PMD is able to disable the transmit path.
RMGBT_SR_A BILITY	7	RO	<b>MULTIGBASE-SR Ability</b> 0 <sub>B</sub> PMA/PMD is not able to perform MULTIGBASE-SR. 1 <sub>B</sub> PMA/PMD is able to perform MULTIGBASE-SR.
RMGBT_LR_A BILITY	6	RO	<b>MULTIGBASE-LR Ability</b> 0 <sub>B</sub> PMA/PMD is not able to perform MULTIGBASE-LR. 1 <sub>B</sub> PMA/PMD is able to perform MULTIGBASE-LR.
RMGBT_ER_A BILITY	5	RO	<b>MULTIGBASE-ER Ability</b> 0 <sub>B</sub> PMA/PMD is not able to perform MULTIGBASE-ER. 1 <sub>B</sub> PMA/PMD is able to perform MULTIGBASE-ER.

Field	Bits	Type	Description (cont'd)
RMGBT_LX4_ABILITY	4	RO	<b>MULTIGBASE-LX4 Ability</b> 0 <sub>B</sub> PMA/PMD is not able to perform MULTIGBASE-LX4. 1 <sub>B</sub> PMA/PMD is able to perform MULTIGBASE-LX4.
RMGBT_SW_ABILITY	3	RO	<b>MULTIGBASE-SW Ability</b> 0 <sub>B</sub> PMA/PMD is not able to perform MULTIGBASE-SW. 1 <sub>B</sub> PMA/PMD is able to perform MULTIGBASE-SW.
RMGBT_LW_ABILITY	2	RO	<b>MULTIGBASE-LW Ability</b> 0 <sub>B</sub> PMA/PMD is not able to perform MULTIGBASE-LW. 1 <sub>B</sub> PMA/PMD is able to perform MULTIGBASE-LW.
RMGBT_EW_ABILITY	1	RO	<b>MULTIGBASE-EW Ability</b> 0 <sub>B</sub> PMA/PMD is not able to perform MULTIGBASE-EW. 1 <sub>B</sub> PMA/PMD is able to perform MULTIGBASE-EW.
PMA_LOCAL_LOOPBACK	0	RO	<b>PMA Local Loopback</b> 0 <sub>B</sub> PMA is not able to perform a local loopback function. 1 <sub>B</sub> PMA is able to perform a local loopback function.

## PMA/PMD Extended Ability (Register 1.11)

IEEE Standard Register=1.11

### PMA\_EXT\_ABILITY

### PMA/PMD Extended Ability (Register 1.11)

Reset Value

41A0<sub>H</sub>

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RES	R2G5_EX*		RES		R40G_10*	P2MP_AB*	R10B_ASE*	R100B_AS*	R1000_BA*	R1000_BA*	RMGB_T_K*	RMGB_T_K*	RMGB_T_A*	RMGB_T_L*	RMGB_T_C*
	ro				ro	ro	ro	ro	ro	ro	ro	ro	ro	rdr	rdr

Field	Bits	Type	Description
R2G5_EXT_ABILITIES	14	RO	<b>2.5G/5G Extended Abilities</b> 0 <sub>B</sub> PMA/PMD does not have 2.5G/5G extended abilities. 1 <sub>B</sub> PMA/PMD has 2.5G/5G extended abilities listed in register 1.21.
R40G_100G_EXT_ABILITIES	10	RO	<b>40G/100G Extended Abilities</b> 0 <sub>B</sub> PMA/PMD does not have 40G/100G extended abilities. 1 <sub>B</sub> PMA/PMD has 40G/100G extended abilities listed in register 1.13.
P2MP_ABILITY	9	RO	<b>P2MP Ability</b> 0 <sub>B</sub> PMA/PMD does not have P2MP extended abilities. 1 <sub>B</sub> PMA/PMD has P2MP abilities listed in register 1.12.
R10BASE_T_ABILITY	8	RO	<b>10BASE-T Ability</b> 0 <sub>B</sub> PMA/PMD is not able to perform 10BASE-T. 1 <sub>B</sub> PMA/PMD is able to perform 10BASE-T.
R100BASE_TX_ABILITY	7	RO	<b>100BASE-TX Ability</b> 0 <sub>B</sub> PMA/PMD is not able to perform 100BASE-TX. 1 <sub>B</sub> PMA/PMD is able to perform 100BASE-TX.
R1000BASE_KX_ABILITY	6	RO	<b>1000BASE-KX Ability</b> 0 <sub>B</sub> PMA/PMD is not able to perform 1000BASE-KX. 1 <sub>B</sub> PMA/PMD is able to perform 1000BASE-KX.
R1000BASE_T_ABILITY	5	RO	<b>1000BASE-T Ability</b> 0 <sub>B</sub> PMA/PMD is not able to perform 1000BASE-T. 1 <sub>B</sub> PMA/PMD is able to perform 1000BASE-T.
RMGBT_KR_ABILITY	4	RO	<b>MULTIGBASE-KR Ability</b> 0 <sub>B</sub> PMA/PMD is not able to perform MULTIGBASE-KR. 1 <sub>B</sub> PMA/PMD is able to perform MULTIGBASE-KR.
RMGBT_KX4_ABILITY	3	RO	<b>MULTIGBASE-KX4 Ability</b> 0 <sub>B</sub> PMA/PMD is not able to perform MULTIGBASE-KX4. 1 <sub>B</sub> PMA/PMD is able to perform MULTIGBASE-KX4.
RMGBT_ABILITY	2	RO	<b>10GBASE-T Ability</b> 0 <sub>B</sub> PMA/PMD is not able to perform MULTIGBASE-T. 1 <sub>B</sub> PMA/PMD is able to perform MULTIGBASE-T.
RMGBT_LRM_ABILITY	1	ROR	<b>MULTIGBASE-LRM Ability</b> 0 <sub>B</sub> PMA/PMD is not able to perform MULTIGBASE-LRM. 1 <sub>B</sub> PMA/PMD is able to perform MULTIGBASE-LRM.

Field	Bits	Type	Description (cont'd)
RMGBT_CX4_ABILITY	0	ROR	<b>MULTIGBASE-CX4 Ability</b> 0 <sub>B</sub> PMA/PMD is not able to perform MULTIGBASE-CX4. 1 <sub>B</sub> PMA/PMD is able to perform MULTIGBASE-CX4.

### AN Package Identifier (Register 1.14)


IEEE Standard Register=1.14

PMA\_PACKID1

Reset Value

AN Package Identifier (Register 1.14)

C133<sub>H</sub>



Field	Bits	Type	Description
OUI	15:0	RO	<b>Organizationally Unique Identifier</b> Organizationally Unique Identifier Bits 3:18

## AN Package Identifier (Register 1.15)


IEEE Standard Register=1.15

### PMA\_PACKID2

## AN Package Identifier (Register 1.15)

Reset Value

5400<sub>H</sub>



Field	Bits	Type	Description
OUI	15:10	RO	<b>Organizationally Unique Identifier Bits 19:24</b>
LDN	9:4	RO	<b>Device Number</b> Specifies the device number <sup>1)</sup> to distinguish between several different products.
LDRN	3:0	RO	<b>Device Revision Number</b> Specifies the device revision number <sup>1)</sup> to distinguish between several versions of this device.

1) For the device specific reset value, see the Product and Package Naming table in the [Product Ordering Information](#) chapter.

### PMA\_PMD Extended Ability (Register 1.21)

Read only. Write from the STA has no effect.


IEEE Standard Register=1.21

### PMA\_MGBT\_EXTAB

### PMA\_PMD Extended Ability (Register 1.21)

Reset Value

0001<sub>H</sub>



Field	Bits	Type	Description
RES	15:2	RO	<b>Reserved</b> Value always 0
AB5G	1	RO	<b>PMA Ability to Perform 5GBASE-T</b> 0 <sub>B</sub> <b>UNABLE</b> PMA is not able to perform 5GBASE-T. 1 <sub>B</sub> <b>ABLE</b> PMA is able to perform 5GBASE-T.
AB2G5	0	RO	<b>PMA Ability to Perform 2.5GBASE-T</b> 0 <sub>B</sub> <b>UNABLE</b> PMA is not able to perform 2.5GBASE-T. 1 <sub>B</sub> <b>ABLE</b> PMA is able to perform 2.5GBASE-T.

### MULTIBASE-T Status (Register 1.129)

IEEE Standard Register=1.129

Indicates startup for 2.5G was completed.

When read as a 1, indicates that the startup protocol (for 2.5G/5GBASE-T) was completed (link\_status = OK, pcs\_status = OK), and that the contents of bits 1.130.11:0 (Polarity), 1.131.15:10 (PBO), 1.145.14:8 (Skew), 1.146.14:8, and 1.146.6:0 (Skew), established during the startup protocol, are valid.

When read as a 0, indicates that the startup process was not completed, and that the contents of bit 1.129.0, established during the startup protocol, are invalid. A PMA must return a value of 0 in bit 1.129.1 when the PMA link\_status = FAIL.

## PMA\_MGBT\_STAT

### Reset Value

### MULTIGBASE-T Status (Register 1.129)

0000<sub>H</sub>

Timing diagram for the LP\_IN pin. The signal is high for 15 units of time and then transitions to low. The low state is labeled LP\_IN FO\* and the high state is labeled ro.

Field	Bits	Type	Description
LP_INFORMATION_VALID	0	RO	<p><b>LP Information Valid</b>  When set, this bit indicates the startup protocol (126.4.2.5) was completed.</p> <p>0<sub>B</sub>    Link partner information is invalid  1<sub>B</sub>    Link partner information is valid</p>

## MULTIGBASE-T Pair Swap and Polarity (Register 1.130)

IEEE Standard Register=1.130

### PMA\_MGBT\_POLARITY

Reset Value

## MULTIGBASE-T Pair Swap and Polarity (Register 1.130)

0003<sub>H</sub>

15		12	11	10	9	8	7		2	1	0
RES			PAIR_D_*	PAIR_C_*	PAIR_B_*	PAIR_A_*	RES			MDI_MDI_X	
			ro	ro	ro	ro				ro	

Field	Bits	Type	Description
PAIR_D_POLARITY	11	RO	<b>Pair D Polarity</b> 0 <sub>B</sub> Polarity of pair D is not reversed. 1 <sub>B</sub> Polarity of pair D is reversed.
PAIR_C_POLARITY	10	RO	<b>Pair C Polarity</b> 0 <sub>B</sub> Polarity of pair C is not reversed. 1 <sub>B</sub> Polarity of pair C is reversed.
PAIR_B_POLARITY	9	RO	<b>Pair B Polarity</b> 0 <sub>B</sub> Polarity of pair B is not reversed. 1 <sub>B</sub> Polarity of pair B is reversed.
PAIR_A_POLARITY	8	RO	<b>Pair A Polarity</b> 0 <sub>B</sub> Polarity of pair A is not reversed. 1 <sub>B</sub> Polarity of pair A is reversed.
MDI_MDI_X	1:0	RO	<b>MDI/MDI-X</b> Indicates the status of pair swaps at the MDI / MD-X. 00 <sub>B</sub> <b>ABCD CROSS</b> Pair AB and Pair CD crossover 01 <sub>B</sub> <b>CD CROSS</b> Pair CD crossover only 10 <sub>B</sub> <b>AB CROSS</b> Pair AB crossover only 11 <sub>B</sub> <b>NORMAL</b> No crossover

# MULTIGBASE-T Tx Power Backoff and PHY Short Reach Setting (Register 1.131)

IEEE Standard Register=1.131

PMA\_MGBT\_TX\_PBO

Reset Value

MULTIGBASE-T TX Power Backoff and PHY Short Reach Setting (Register 1.131)

0000<sub>H</sub>

15	13	12	10	9					1	0
LP_TX		TX_POWER_BACKOFF		RES						SHOR T_R*
ro		ro								ro

Field	Bits	Type	Description
LP_TX	15:13	RO	<b>Link Partner Tx</b> The power backoff setting of the link partner. The bit number assignment order is: 15 14 13 000 <sub>B</sub> 0 dB 001 <sub>B</sub> 2 dB 010 <sub>B</sub> 4 dB 011 <sub>B</sub> 6 dB 100 <sub>B</sub> 8 dB 101 <sub>B</sub> 10 dB 110 <sub>B</sub> 12 dB 111 <sub>B</sub> 14 dB
TX_POWER_BACKOFF	12:10	RO	<b>Tx Power Backoff</b> The power backoff of PHY211 PMA. The bit number assignment order is: 12 11 10 000 <sub>B</sub> 0 dB 001 <sub>B</sub> 2 dB 010 <sub>B</sub> 4 dB 011 <sub>B</sub> 6 dB 100 <sub>B</sub> 8 dB 101 <sub>B</sub> 10 dB 110 <sub>B</sub> 12 dB 111 <sub>B</sub> 14 dB
SHORT_REACH_MODE	0	RO	<b>Short Reach Mode</b> 0 <sub>B</sub> PHY is not operating in short reach mode 1 <sub>B</sub> PHY is operating in short reach mode (not supported)

# MULTIGBASE-T Test Mode (Register 1.132)


IEEE Standard Register=1.132

## PMA\_MGBT\_TEST\_MODE

### MULTIGBASE-T Test Mode (Register 1.132)

Reset Value

0000<sub>H</sub>



Field	Bits	Type	Description
TEST_MODE_CTL	15:13	RW	<b>Test Mode Control</b> 000 <sub>B</sub> Normal operation 001 <sub>B</sub> Test mode 1 010 <sub>B</sub> Test mode 2 011 <sub>B</sub> Test mode 3 100 <sub>B</sub> Test mode 4 101 <sub>B</sub> Test mode 5 110 <sub>B</sub> Test mode 6 111 <sub>B</sub> Test mode 7
TXTER_TEST	12:10	RW	<b>Transmitter Test</b> Frequencies for tones used in Test Mode 4. 000 <sub>B</sub> Reserved 001 <sub>B</sub> Dual tone 1 010 <sub>B</sub> Dual tone 2 011 <sub>B</sub> Reserved 100 <sub>B</sub> Dual tone 3 101 <sub>B</sub> Dual tone 4 110 <sub>B</sub> Dual tone 5 111 <sub>B</sub> Reserved

### MULTIGBASE-T SNR Margin Channel A (Register 1.133)

Register 1.133 contains the current SNR operating margin measured at the slicer input for channel A for the MULTIGBASE-T PMA.


IEEE Standard Register=1.133

**PMA\_MGBT\_SNR\_OPMARGIN\_A**

**Reset Value**

**MULTIGBASE-T SNR Margin Channel A (Register 1.133)**

**0000<sub>H</sub>**



Field	Bits	Type	Description
OPMARGIN_A	15:0	RO	<b>OPMARGIN_A</b> SNR operating margin measured at the slicer input for channel A

### MULTIGBASE-T SNR Margin Channel B (Register 1.134)

Register 1.134 contains the current SNR operating margin measured at the slicer input for channel B for the MULTIGBASE-T PMA.


IEEE Standard Register=1.134

**PMA\_MGBT\_SNR\_OPMARGIN\_B**

**Reset Value**

**MULTIGBASE-T SNR Margin Channel B (Register 1.134)**

**0000<sub>H</sub>**



Field	Bits	Type	Description
OPMARGIN_B	15:0	RO	<b>OPMARGIN_B</b> SNR operating margin measured at the slicer input for channel B

### MULTIGBASE-T SNR Margin Channel C (Register 1.135)

Register 1.135 contains the current SNR operating margin measured at the slicer input for channel C for the MULTIGBASE-T PMA.


IEEE Standard Register=1.135

**PMA\_MGBT\_SNR\_OPMARGIN\_C**

**Reset Value**

**MULTIGBASE-T SNR Margin Channel C (Register 1.135)**

**0000<sub>H</sub>**



Field	Bits	Type	Description
OPMARGIN_C	15:0	RO	<b>OPMARGIN_C</b> SNR operating margin measured at the slicer input for channel C

### MULTIGBASE-T SNR Margin Channel D (Register 1.136)

Register 1.136 contains the current SNR operating margin measured at the slicer input for channel D for the MULTIGBASE-T PMA.


IEEE Standard Register=1.136

**PMA\_MGBT\_SNR\_OPMARGIN\_D**

**Reset Value**

**MULTIGBASE-T SNR Margin Channel D (Register 1.136)**

**0000<sub>H</sub>**



Field	Bits	Type	Description
OPMARGIN_D	15:0	RO	<b>OPMARGIN_D</b> SNR operating margin measured at the slicer input for channel D

### MULTIGBASE-T SNR Minimum Margin Channel A (Register 1.137)

The minimum margin channel A register contains a latched copy of the lowest value observed in the SNR operating margin channel A register (1.133) since the last read.


IEEE Standard Register=1.137

**PMA\_MGBT\_MINMARGIN\_A**

**Reset Value**

**MULTIGBASE-T SNR Minimum Margin Channel A (Register 1.137)**

**0000<sub>H</sub>**



Field	Bits	Type	Description
MINMARGIN_A	15:0	RO	<b>MINMARGIN_A</b> Lowest value observed in the SNR operating margin channel A register (1.133) since the last read

### MULTIGBASE-T SNR Minimum Margin Channel B (Register 1.138)

The minimum margin channel A register contains a latched copy of the lowest value observed in the SNR operating margin channel B register (1.134) since the last read.


IEEE Standard Register=1.138

**PMA\_MGBT\_MINMARGIN\_B**

**Reset Value**

**MULTIGBASE-T SNR Minimum Margin Channel B (Register 1.138)**

**0000<sub>H</sub>**



Field	Bits	Type	Description
MINMARGIN_B	15:0	RO	<b>MINMARGIN_B</b> Lowest value observed in the SNR operating margin channel B register (1.134) since the last read

### MULTIGBASE-T SNR Minimum Margin Chan C (Register 1.139)

The minimum margin channel C register contains a latched copy of the lowest value observed in the SNR operating margin channel C register (1.135) since the last read.

IEEE Standard Register=1.139

**PMA\_MGBT\_MINMARGIN\_C**

**Reset Value**

**MULTIGBASE-T SNR Minimum Margin Chan C (Register 1.139)**

**0000<sub>H</sub>**




Field	Bits	Type	Description
MINMARGIN_C	15:0	RO	<b>MINMARGIN_C</b> Lowest value observed in the SNR operating margin channel C register (1.135) since the last read

**MULTIGBASE-T SNR Minimum Margin Chan D (Register 1.140)**

The Minimum margin channel D register contains a latched copy of the lowest value observed in the SNR operating margin channel D register (1.136) since the last read.

IEEE Standard Register=1.140

<b>PMA_MGBT_MINMARGIN_D</b>	<b>Reset Value</b>
<b>MULTIGBASE-T SNR Minimum Margin Chan D (Register 1.140)</b>	<b>0000<sub>H</sub></b>



Field	Bits	Type	Description
MINMARGIN_D	15:0	RO	<b>MINMARGIN_D</b> Lowest value observed in the SNR operating margin channel D register (1.136) since the last read

### MULTIGBASE-T Rx Power Channel A (Register 1.141)

The Rx signal power channel A register is read only and contains the receive signal power measured at the MDI during training as described in 55.4.3.1.


IEEE Standard Register=1.141

**PMA\_MGBT\_POWER\_A**

**Reset Value**

**MULTIGBASE-T Rx Power Channel A (Register 1.141)**

**0000<sub>H</sub>**



Field	Bits	Type	Description
POWER_A	15:0	RO	<b>POWER_A</b> Receive signal power measured at the MDI during training

### MULTIGBASE-T Rx Power Channel B (Register 1.142)

The Rx signal power channel B register is read only and contains the receive signal power measured at the MDI during training as described in 55.4.3.1.


IEEE Standard Register=1.142

**PMA\_MGBT\_POWER\_B**

**Reset Value**

**MULTIGBASE-T Rx Power Channel B (Register 1.142)**

**0000<sub>H</sub>**



Field	Bits	Type	Description
POWER_B	15:0	RO	<b>POWER_B</b> Receive signal power measured at the MDI during training

### MULTIGBASE-T Rx Power Chan C (Register 1.143)

The Rx signal power channel C register is read only and contains the receive signal power measured at the MDI during training as described in 55.4.3.1.


IEEE Standard Register=1.143

**PMA\_MGBT\_POWER\_C**

**Reset Value**

**MULTIGBASE-T Rx Power Chan C (Register 1.143)**

**0000<sub>H</sub>**



Field	Bits	Type	Description
POWER_C	15:0	RO	<b>POWER_C</b> Receive signal power measured at the MDI during training

### MULTIGBASE-T Rx Power Chan D (Register 1.144)

The Rx signal power channel D register is read only and contains the receive signal power measured at the MDI during training as described in 55.4.3.1.


IEEE Standard Register=1.144

**PMA\_MGBT\_POWER\_D**

**Reset Value**

**MULTIGBASE-T Rx Power Chan D (Register 1.144)**

**0000<sub>H</sub>**



Field	Bits	Type	Description
POWER_D	15:0	RO	<b>POWER_D</b> Receive signal power measured at the MDI during training

### MULTIGBASE-T Skew Delay 0 (Register 1.145)

IEEE Standard Register=1.145


The skew delay reports the current skew delay on each of the pairs with respect to physical pair A. It is reported with 1.25 ns resolution to an accuracy of 2.5 ns. The number is in two's complement notation with positive values representing delay and negative values representing advance with respect to physical pair A. When the delay exceeds the maximum amount represented by the range -80 ns to +78.75 ns, the field displays the maximum value.

#### PMA\_MGBT\_SKEW\_DELAY\_0

Reset Value

#### MULTIGBASE-T Skew Delay 0 (Register 1.145)

0000<sub>H</sub>



Field	Bits	Type	Description
SKEW_DELAY_B	14:8	RO	<b>Skew Delay B</b> Skew delay for pair B

### MULTIGBASE-T Skew Delay 1 (Register 1.146)

IEEE Standard Register=1.146


The skew delay reports the current skew delay on each of the pairs with respect to physical pair A. It is reported with 1.25 ns resolution to an accuracy of 2.5 ns. The number is in two's complement notation with positive values representing delay and negative values representing advance with respect to physical pair A. When the delay exceeds the maximum amount represented by the range -80 ns to +78.75 ns, the field displays the maximum value.

#### PMA\_MGBT\_SKEW\_DELAY\_1

Reset Value

#### MULTIGBASE-T Skew Delay 1 (Register 1.146)

0000<sub>H</sub>



Field	Bits	Type	Description
SKEW_DELAY_D	14:8	RO	<b>Skew Delay D</b> Skew delay for pair D
SKEW_DELAY_C	6:0	RO	<b>Skew Delay C</b> Skew delay for pair C

## MULTIGBASE-T Skew Delay 2 (Register 1.147)

IEEE Standard Register=1.147

### PMA\_MGBT\_FAST\_RETRAIN\_STA\_CTRL MULTIGBASE-T Skew Delay 2 (Register 1.147)

Reset Value

0010<sub>H</sub>

15	11	10	6	5	4	3	2	1	0
LP_FAST_RETRAIN_COUNT				RES	FAST_RE*	FAST_RE*	FAST_RETRAIN_SIG*	FAST_RE*	
ro					ro	ro	rw	rw	

Field	Bits	Type	Description
LP_FAST_RETRAIN_COUNT	15:11	RO	<b>LP Fast Retrain Count</b> Counts the number of fast retrains requested by the link partner.
LD_FAST_RETRAIN_COUNT	10:6	RO	<b>LD Fast Retrain Count</b> Counts the number of fast retrains requested by the local device.
FAST_RETRAIN_ABILITY	4	RO	<b>Fast Retrain Ability</b> 0 <sub>B</sub> Fast retrain capability is not supported. 1 <sub>B</sub> Fast retrain capability is supported.
FAST_RETRAIN_NEGOTIATED	3	RO	<b>Fast Retrain Negotiated</b> 0 <sub>B</sub> Fast retrain capability was not negotiated. 1 <sub>B</sub> Fast retrain capability was negotiated.
FAST_RETRAIN_SIG_TYPE	2:1	RW	<b>Fast Retrain Signal Type</b> 00 <sub>B</sub> PHY signals IDLE during fast retrain 01 <sub>B</sub> PHY signals local fault during fast retrain 10 <sub>B</sub> PHY signals link interruption during fast retrain 11 <sub>B</sub> Reserved
FAST_RETRAIN_ENABLE	0	RW	<b>Fast Retrain Enable</b> 0 <sub>B</sub> Fast retrain capability is disabled. 1 <sub>B</sub> Fast retrain capability is enabled.

### PMA TimeSync Capability Indication (Register 1.1800)

PMA TimeSync Capability indication register.

GPHY does not support providing data path delay information.

IEEE Standard Register=1.1800

### PMA\_TIMESYNC\_CAP

### PMA TimeSync Capability Indication (Register 1.1800)

Reset Value

0000<sub>H</sub>



Field	Bits	Type	Description
TXDEL	1	RO	<b>Transmit Data Path Delay Information</b> Not supported by the GPHY. 0 <sub>B</sub> <b>NONE</b> PHYs do not have this capability. 1 <sub>B</sub> <b>CAPABLE</b> Minimum and maximum Tx data path delay available
RXDEL	0	RO	<b>Receive Data Path Delay Information</b> Not supported by the GPHY. 0 <sub>B</sub> <b>NONE</b> PHYs do not have this capability. 1 <sub>B</sub> <b>CAPABLE</b> Minimum and maximum Rx data path delay available

## 6.2 Standard PCS Registers

This section describes the PCS registers for MMD device 0x03.

**Table 31 Registers Overview- Standard PCS Registers**

Register Short Name	Register Long Name	Reset Value
<a href="#">PCS_CTRL1</a>	PCS Control 1 (Register 3.0)	205C <sub>H</sub>
<a href="#">PCS_STAT1</a>	PCS Status 1 (Register 3.1)	0000 <sub>H</sub>
<a href="#">PCS_DEVID1</a>	PHY Identifier 1 (Register 3.2)	C133 <sub>H</sub>
<a href="#">PCS_DEVID2</a>	PHY Identifier 2 (Register 3.3)	5400 <sub>H</sub> <sup>1)</sup>
<a href="#">PCS_SPEED_ABILITY</a>	PCS Speed Ability (Register 3.4)	0040 <sub>H</sub>
<a href="#">PCS_DIP1</a>	PCS Devices in Package 1 (Register 3.5)	008B <sub>H</sub>
<a href="#">PCS_DIP2</a>	PCS Devices in Package 2 (Register 3.6)	C000 <sub>H</sub>
<a href="#">PCS_CTRL2</a>	PCS Control 2 (Register 3.7)	000A <sub>H</sub>
<a href="#">PCS_STAT2</a>	PCS Status 2 (Register 3.8)	9000 <sub>H</sub>
<a href="#">PCS_PACKID1</a>	PCS Package Identifier 1 (Register 3.14)	C133 <sub>H</sub>
<a href="#">PCS_PACKID2</a>	PCS Package Identifier 2 (Register 3.15)	5400 <sub>H</sub> <sup>1)</sup>
<a href="#">PCS_EEE_CAP</a>	PCS EEE Capability (Register 3.20)	0006 <sub>H</sub>
<a href="#">PCS_EEE_CAP2</a>	EEE Control and Capability 2 (Register 3.21)	0001 <sub>H</sub>
<a href="#">PCS_EEE_WAKERR</a>	PCS EEE Status Register 1 (Register 3.22)	0000 <sub>H</sub>
<a href="#">PCS_2G5_STAT1</a>	BASE-R and 10GBASE-T PCS Status 1 (Register 3.32)	0000 <sub>H</sub>
<a href="#">PCS_2G5_STAT2</a>	MULTIGBASE-T PCS Status 2 (Register 3.33)	0000 <sub>H</sub>
<a href="#">PCS_TIMESYNC_CAP</a>	PCS TimeSync Capability Register (Register 3.1800)	0000 <sub>H</sub>

1) For the device specific reset value, see the Product and Package Naming table in the [Product Ordering Information](#) chapter.

## 6.2.1 PCS Register Descriptions

This section describes all the PCS registers in detail.

### PCS Control 1 (Register 3.0)

IEEE Standard Register=3.0

#### PCS\_CTRL1

#### PCS Control 1 (Register 3.0)

Reset Value

205C<sub>H</sub>

15	14	13	12	11	10	9	7	6	5	2	1	0
RST	LOOPBACK	SSL	RES	LOW_POWER*	RXCKST	RES		SSM	SPEED_SEL		RES	
RW	RW	RW		RW	RW			RW	RW			

Field	Bits	Type	Description
RST	15	RW	<b>Reset</b> 0 <sub>B</sub> Normal operation 1 <sub>B</sub> PCS reset - Self-clearing
LOOPBACK	14	RW	<b>Loopback</b> 0 <sub>B</sub> Disable loopback mode 1 <sub>B</sub> Enable loopback mode
SSL	13	RW	<b>Forced Speed Selection (LSB)</b> This bit is used in conjunction with SPEED_SEL_LSB. The bit assignment order is: MSB LSB 00 <sub>B</sub> 10 Mbps 01 <sub>B</sub> 100 Mbps 10 <sub>B</sub> 1000 Mbps 11 <sub>B</sub> Bits [5:2] select the speed
LOW_POWER	11	RW	<b>Low Power</b> 0 <sub>B</sub> Normal operation 1 <sub>B</sub> Low-power mode
RXCKST	10	RW	<b>Clock Stop Enable</b> The MAC sets this bit to active to allow the GPHY to stop the clocking during the LPI_MODE. 0 <sub>B</sub> The clock is not stoppable. 1 <sub>B</sub> The GPHY stops the (X)GMII clock during LPI.
SSM	6	RW	<b>Forced Speed Selection (MSB)</b> This bit is used in conjunction with SPEED_SEL_MSB. The bit assignment order is: MSB LSB 00 <sub>B</sub> 10 Mbps 01 <sub>B</sub> 100 Mbps 10 <sub>B</sub> 1000 Mbps 11 <sub>B</sub> Bits [5:2] select the speed

Field	Bits	Type	Description (cont'd)
SPEED_SEL	5:2	RW	<b>Forced Speed Selection Values</b> 0 0 0 0 <sub>B</sub> Unsupported, defaults to 2.5 Gbps 0 0 0 1 <sub>B</sub> Unsupported, defaults to 2.5 Gbps 0 0 1 0 <sub>B</sub> Unsupported, defaults to 2.5 Gbps 0 0 1 1 <sub>B</sub> Unsupported, defaults to 2.5 Gbps 0 1 0 0 <sub>B</sub> Unsupported, defaults to 2.5 Gbps 0 1 0 1 <sub>B</sub> Reserved 0 1 1 1 <sub>B</sub> 2.5 Gbps 1 1 x x <sub>B</sub> Reserved

### PCS Status 1 (Register 3.1)

IEEE Standard Register=3.1

#### PCS\_STAT1

#### PCS Status 1 (Register 3.1)

Reset Value

0000<sub>H</sub>

15				12	11	10	9	8	7	6	5		3	2	1	0
RES				TX_LP L*	RX_LP L*	TX_LP L*	RX_LP L*	FAUL T	TXCK ST	RES				PCS RX_*	LOW_ POW*	RES
				ro	ro	ro	ro	ro	ro					ro	ro	

Field	Bits	Type	Description
TX_LPI_RXD	11	RO	<b>Tx LPI Received</b> 0 <sub>B</sub> LPI not received 1 <sub>B</sub> Tx PCS received LPI
RX_LPI_RXD	10	RO	<b>Rx LPI Received</b> 0 <sub>B</sub> LPI not received 1 <sub>B</sub> Rx PCS received LPI
TX_LPI_INDICATION	9	RO	<b>Tx LPI Indication</b> 0 <sub>B</sub> PCS is not currently receiving LPI. 1 <sub>B</sub> Tx PCS is currently receiving LPI.
RX_LPI_INDICATION	8	RO	<b>Rx LPI Indication</b> 0 <sub>B</sub> PCS is not currently receiving LPI. 1 <sub>B</sub> Rx PCS is currently receiving LPI.
FAULT	7	RO	<b>Fault</b> 0 <sub>B</sub> No fault condition detected 1 <sub>B</sub> Fault condition detected
TXCKST	6	RO	<b>Clock Stop Capable</b> 0 <sub>B</sub> The clock is not stoppable. 1 <sub>B</sub> The MAC is allowed to stop the clock during LPI.
PCS_RX_LINK_STATUS	2	RO	<b>PCS Receive Link Status</b> 0 <sub>B</sub> PCS receive link down 1 <sub>B</sub> PCS receive link up
LOW_POWER_ABILITY	1	RO	<b>Low Power Ability</b> 0 <sub>B</sub> PCS does not support low power mode. 1 <sub>B</sub> PCS supports low power mode.

### PHY Identifier 1 (Register 3.2)


IEEE Standard Register=3.2

PCS\_DEVID1

Reset Value

PHY Identifier 1 (Register 3.2)

C133<sub>H</sub>



Field	Bits	Type	Description
OUI	15:0	RO	Organizationally Unique Identifier Bits 3:18

### PHY Identifier 2 (Register 3.3)

Organizationally Unique Identifier Bits 19:24

IEEE Standard Register=3.3

### PCS\_DEVID2

### PHY Identifier 2 (Register 3.3)

Reset Value

5400<sub>H</sub>



Field	Bits	Type	Description
OUI	15:10	RO	<b>Organizationally Unique Identifier Bits 19:24</b>
LDN	9:4	RO	<b>Device Number</b> Specifies the device number <sup>1)</sup> to distinguish between several different products.
LDRN	3:0	RO	<b>Device Revision Number</b> Specifies the device revision number <sup>1)</sup> to distinguish between several versions of this device.

1) For the device specific reset value, see the Product and Package Naming table in the [Product Ordering Information](#) chapter.

### IEEE Standard Register=3.4

### Reset Value

0040<sub>H</sub>

15										7	6	5	4	3	2	1	0
RES											R2G5_	RES	R100G_	R40G_	R10PA	R10G_	
											CA*		_C*	CA*	SS*	CA*	
											ro		ro	ro	ro	ro	

Field	Bits	Type	Description
R2G5_CAPABLE	6	RO	<b>2G5 Capable</b> This bit is always set to 1 <sub>B</sub> because the PCS is capable of operating at 2.5 Gbps.
R100G_CAPABLE	3	RO	<b>100G Capable</b> 0 <sub>B</sub> PCS is not capable of operating at 100 Gbps. 1 <sub>B</sub> PCS is capable of operating at 100 Gbps.
R40G_CAPABLE	2	RO	<b>40G Capable</b> 0 <sub>B</sub> PCS is not capable of operating at 40 Gbps. 1 <sub>B</sub> PCS is capable of operating at 40 Gbps.
R10PASS_TS_2BASE_TL	1	RO	<b>10PASS-TS/2BASE-TL Capable</b> 0 <sub>B</sub> PCS is not capable of operating as the 10P/2B PCS. 1 <sub>B</sub> PCS is capable of operating as the 10P/2B PCS.
R10G_CAPABLE	0	RO	<b>10G Capable</b> 0 <sub>B</sub> PCS is not capable of operating at 10 Gbps. 1 <sub>B</sub> PCS is capable of operating at 10 Gbps.

## PCS Devices in Package 1 (Register 3.5)

IEEE Standard Register=3.5

### PCS\_DIP1

### PCS Devices in Package 1 (Register 3.5)

Reset Value

008B<sub>H</sub>

15	12	11	10	9	8	7	6	5	4	3	2	1	0
RES		SEPA RAT*	SEP_P MA*	SEPA RAT*	SEPA RAT*	ANEG	TC	DTE_X S	PHY_ XS	PCS	WIS_P RE*	PMD_ PMA	CL22
ro		ro	ro	ro	ro	ro	ro	ro	ro	ro	ro	ro	ro

Field	Bits	Type	Description
RES	15:12	RO	<b>Reserved</b> Ignore on read
SEPARATED_PMA_4	11	RO	<b>Separate PMA (4)</b> 0 <sub>B</sub> Separate PMA (4) not present in package 1 <sub>B</sub> Separate PMA (4) present in package
SEP_PMA_3	10	RO	<b>Separate PMA (3)</b> 0 <sub>B</sub> Separate PMA (3) not present in package 1 <sub>B</sub> Separate PMA (3) present in package
SEPARATED_PMA_2	9	RO	<b>Separate PMA (2)</b> 0 <sub>B</sub> Separate PMA (2) not present in package 1 <sub>B</sub> Separate PMA (2) present in package
SEPARATED_PMA_1	8	RO	<b>Separate PMA (1)</b> 0 <sub>B</sub> Separate PMA (1) not present in package 1 <sub>B</sub> Separate PMA (1) present in package
ANEG	7	RO	<b>Auto-Negotiation Present</b> 0 <sub>B</sub> Auto-negotiation not present in package 1 <sub>B</sub> Auto-negotiation present in package
TC	6	RO	<b>TC Present</b> 0 <sub>B</sub> TC not present in package 1 <sub>B</sub> TC present in package
DTE_XS	5	RO	<b>DTE XS Present</b> 0 <sub>B</sub> DTE XS not present in package 1 <sub>B</sub> DTE XS present in package
PHY_XS	4	RO	<b>PHY XS Present</b> 0 <sub>B</sub> PHY XS not present in package 1 <sub>B</sub> PHY XS present in package
PCS	3	RO	<b>PCS Present</b> 0 <sub>B</sub> PCS not present in package 1 <sub>B</sub> PCS present in package
WIS_PRESEN T	2	RO	<b>WIS Present</b> 0 <sub>B</sub> WIS not present in package 1 <sub>B</sub> WIS present in package

Field	Bits	Type	Description (cont'd)
PMD_PMA	1	RO	<b>PMD/PMA Present</b> 0 <sub>B</sub> PMA/PMD not present in package 1 <sub>B</sub> PMA/PMD present in package
CL22	0	RO	<b>Clause 22 Registers Present</b> 0 <sub>B</sub> Clause 22 registers not present in package 1 <sub>B</sub> Clause 22 registers present in package

## PCS Devices in Package 2 (Register 3.6)

IEEE Standard Register=3.6

### PCS\_DIP2

Reset Value

### PCS Devices in Package 2 (Register 3.6)

C000<sub>H</sub>

15	14	13	12																0
VEND OR_*	VEND OR_*	CLAU SE_*																	
ro	ro	ro																	

Field	Bits	Type	Description
VENDOR_SPECIFIC_DEVICE_2	15	RO	<b>Vendor-specific Device 2</b> 0 <sub>B</sub> Vendor-specific device 2 not present in package 1 <sub>B</sub> Vendor-specific device 2 present in package
VENDOR_SPECIFIC_DEVICE_1	14	RO	<b>Vendor-specific Device 1</b> 0 <sub>B</sub> Vendor-specific device 1 not present in package 1 <sub>B</sub> Vendor-specific device 1 present in package
CLAUSE_22_EXTENSION	13	RO	<b>Clause 22 Extension</b> 0 <sub>B</sub> Clause 22 extension not present in package 1 <sub>B</sub> Clause 22 extension present in package
RES	12:0	RO	<b>Reserved</b> Ignore on read.

## PCS Control 2 (Register 3.7)


IEEE Standard Register=3.7

### PCS\_CTRL2

#### PCS Control 2 (Register 3.7)

Reset Value

000A<sub>H</sub>



Field	Bits	Type	Description
PCS_TYPE_SEL	3:0	RW	<b>PCS Type Selection</b> 0000 <sub>B</sub> Not supported, defaults to 2.5 Gbps 0001 <sub>B</sub> Not supported, defaults to 2.5 Gbps 0010 <sub>B</sub> Not supported, defaults to 2.5 Gbps 0011 <sub>B</sub> Not supported, defaults to 2.5 Gbps 0100 <sub>B</sub> Not supported, defaults to 2.5 Gbps 0101 <sub>B</sub> Not supported, defaults to 2.5 Gbps 0110 <sub>B</sub> Not supported, defaults to 2.5 Gbps 0111 <sub>B</sub> Not supported, defaults to 2.5 Gbps 1000 <sub>B</sub> Reserved 1001 <sub>B</sub> Not supported, defaults to 2.5 Gbps 1010 <sub>B</sub> Select 2.5 Gbps PCS type (Default) 1011 <sub>B</sub> Not supported, defaults to 2.5 Gbps 1100 <sub>B</sub> Not supported, defaults to 2.5 Gbps 1101 <sub>B</sub> Not supported, defaults to 2.5 Gbps 1110 <sub>B</sub> Reserved 1111 <sub>B</sub> Reserved

## PCS Status 2 (Register 3.8)

IEEE Standard Register=3.8

### PCS\_STAT2

#### PCS Status 2 (Register 3.8)

Reset Value

9000<sub>H</sub>

15	14	13	12	11	10	9	6	5	4	3	2	1	0
DEVICE_PRE SENT	RES	R2G5_ CA*	TX_FA ULT	RX_F AULT	RES			R100G BA*	R40G BAS*	R10G BAS*	R10G BAS*	R10G BAS*	R10G BAS*
ro		ro	ro	ro				ro	ro	ro	ro	ro	ro

Field	Bits	Type	Description
DEVICE_PRE SENT	15:14	RO	<b>Device Present</b> 00 <sub>B</sub> No device responding at this address 01 <sub>B</sub> No device responding at this address 10 <sub>B</sub> Device responding at this address 11 <sub>B</sub> No device responding at this address
R2G5_CAPAB LE	12	RO	<b>2G5BASE-T Capable</b> 0 <sub>B</sub> PCS is not able to support 2.5GBASE-T PCS type. 1 <sub>B</sub> PCS is able to support 2.5GBASE-T PCS type.
TX_FAULT	11	RO	<b>Transmit Fault</b> 0 <sub>B</sub> No fault condition on transmit path 1 <sub>B</sub> Fault condition on transmit path
RX_FAULT	10	RO	<b>Receive Fault</b> 0 <sub>B</sub> No fault condition on receive path 1 <sub>B</sub> Fault condition on receive path
R100GBASE_ R_CAPABLE	5	RO	<b>100GBASE-R Capable</b> 0 <sub>B</sub> PCS is not able to support 100GBASE-R PCS type. 1 <sub>B</sub> PCS is able to support 100GBASE-R PCS type.
R40GBASE_R _CAPABLE	4	RO	<b>40GBASE-R Capable</b> 0 <sub>B</sub> PCS is not able to support 40GBASE-R PCS type. 1 <sub>B</sub> PCS is able to support 40GBASE-R PCS type.
R10GBASE_T _CAPABLE	3	RO	<b>10GBASE-T Capable</b> 0 <sub>B</sub> PCS is not able to support 10GBASE-T PCS type. 1 <sub>B</sub> PCS is able to support 10GBASE-T PCS type.
R10GBASE_W _CAPABLE	2	RO	<b>10GBASE-W Capable</b> 0 <sub>B</sub> PCS is not able to support 10GBASE-W PCS type. 1 <sub>B</sub> PCS is able to support 10GBASE-W PCS type.
R10GBASE_X _CAPABLE	1	RO	<b>10GBASE-X Capable</b> 0 <sub>B</sub> PCS is not able to support 10GBASE-X PCS type. 1 <sub>B</sub> PCS is able to support 10GBASE-X PCS type.
R10GBASE_R _CAPABLE	0	RO	<b>10GBASE-R Capable</b> 0 <sub>B</sub> PCS is not able to support 10GBASE-R PCS types. 1 <sub>B</sub> PCS is able to support 10GBASE-R PCS types.

### PCS Package Identifier 1 (Register 3.14)


IEEE Standard Register=3.14

PCS\_PACKID1

Reset Value

PCS Package Identifier 1 (Register 3.14)

C133<sub>H</sub>



Field	Bits	Type	Description
OUI	15:0	RO	Organizationally Unique Identifier Bits 3:18

## PCS Package Identifier 2 (Register 3.15)


IEEE Standard Register=3.15

### PCS\_PACKID2

#### PCS Package Identifier 2 (Register 3.15)

Reset Value

5400<sub>H</sub>



Field	Bits	Type	Description
OUI	15:10	RO	<b>Organizationally Unique Identifier Bits 19:24</b>
LDN	9:4	RO	<b>Device Number</b> Specifies the device number <sup>1)</sup> to distinguish between several different products.
LDRN	3:0	RO	<b>Device Revision Number</b> Specifies the device revision number to distinguish between several versions of this device.

1) For the device specific reset value, see the Product and Package Naming table in the [Product Ordering Information](#) chapter.

## PCS EEE Capability (Register 3.20)

IEEE Standard Register=3.20

### PCS\_EEE\_CAP

### PCS EEE Capability (Register 3.20)

Reset Value

0006<sub>H</sub>

15								7	6	5	4	3	2	1	0
RES									R10G BAS*	R10G BAS*	R1000 BA*	R10G BAS*	R1000 BA*	R100B AS*	RES
									ro	ro	ro	ro	ro	ro	

Field	Bits	Type	Description
R10GBASE_K R_EEE	6	RO	<b>10GBASE-KR EEE</b> 0 <sub>B</sub> EEE is not supported for 10GBASE-KR. 1 <sub>B</sub> EEE is supported for 10GBASE-KR.
R10GBASE_K X4_EEE	5	RO	<b>10GBASE-KX4 EEE</b> 0 <sub>B</sub> EEE is not supported for 10GBASE-KX4. 1 <sub>B</sub> EEE is supported for 10GBASE-KX4.
R1000BASE_ KX_EEE	4	RO	<b>1000BASE-KX EEE</b> 0 <sub>B</sub> EEE is not supported for 1000BASE-KX. 1 <sub>B</sub> EEE is supported for 1000BASE-KX.
R10GBASE_T _EEE	3	RO	<b>10GBASE-T EEE</b> 0 <sub>B</sub> EEE is not supported for 10GBASE-T. 1 <sub>B</sub> EEE is supported for 10GBASE-T.
R1000BASE_T _EEE	2	RO	<b>1000BASE-T EEE</b> 0 <sub>B</sub> EEE is not supported for 1000BASE-T. 1 <sub>B</sub> EEE is supported for 1000BASE-T.
R100BASE_T X_EEE	1	RO	<b>100BASE-TX EEE</b> 0 <sub>B</sub> EEE is not supported for 100BASE-TX. 1 <sub>B</sub> EEE is supported for 100BASE-TX.

## IEEE Standard Register=3.21

### Reset Value

**0001<sub>H</sub>**

[illegible]

Field	Bits	Type	Description
RES	15:2	RO	<b>Reserved</b> Value always 0.
AB5GEEE	1	RO	<b>EEE Supported for 5GBASE-T</b> 0 <sub>B</sub> <b>UNABLE</b> EEE is not supported for 5GBASE-T. 1 <sub>B</sub> <b>ABLE</b> EEE is supported for 5GBASE-T.
AB2G5EEE	0	RO	<b>EEE Supported for 2.5GBASE-T</b> 0 <sub>B</sub> <b>UNABLE</b> EEE is not supported for 2.5GBASE-T. 1 <sub>B</sub> <b>ABLE</b> EEE is supported for 2.5GBASE-T.

### PCS EEE Status Register 1 (Register 3.22)


IEEE Standard Register=3.22

#### PCS\_EEE\_WAKERR

Reset Value

#### PCS EEE Status Register 1 (Register 3.22)

0000<sub>H</sub>



Field	Bits	Type	Description
ERRCNT	15:0	RWSC	<b>EEE Wake Error Counter</b> This is a 16-bit saturating counter indicating the number of times the GPHY PHY fails to wake up within the EEE time. This counter is cleared upon read from the STA.

## BASE-R and 10GBASE-T PCS Status 1 (Register 3.32)

IEEE Standard Register=3.32

### PCS\_2G5\_STAT1

## BASE-R and 10GBASE-T PCS Status 1 (Register 3.32)

Reset Value

0000<sub>H</sub>

15	13	12	11	4	3	2	1	0
RES		PCS2 G5_*	RES		PCS2 G5_*	RES	PCS2 G5_*	PCS2 G5_*
ro					ro		ro	ro

Field	Bits	Type	Description
PCS2G5_LINK_STATUS	12	RO	<b>BASE-R and 10GBase-T Rx Link Status</b> 0 <sub>B</sub> 2G5 PCS receive link down 1 <sub>B</sub> 2G5 PCS receive link up
PCS2G5_PAT_TEST_AB	3	RO	<b>PRBS9 Pattern Testing Ability</b> 0 <sub>B</sub> PCS is not able to support PRBS9 pattern testing. 1 <sub>B</sub> PCS is able to support PRBS9 pattern testing.
PCS2G5_HI_BER	1	RO	<b>PCS 2G5 High BER</b> This bit is a direct reflection of the state of the hi_lfer variable in 126.3.6.2.2 for 2.5GBASE-T. A latch high view of this status is reflected in MDIO register 3.33.14. 0 <sub>B</sub> The 64B/65B receiver detects a BER below 10 <sup>-4</sup> . 1 <sub>B</sub> The 64B/65B receiver detects a BER above or equal to 10 <sup>-4</sup> .
PCS2G5_BLOCK_LOCK	0	RO	<b>PCS 2G5 Block Lock</b> 0 <sub>B</sub> 64B/65B receiver does not have block lock. 1 <sub>B</sub> 64B/65B receiver has block lock.


## MULTIGBASE-T PCS Status 2 (Register 3.33)

PCS\_2G5\_STAT2

MULTIGBASE-T PCS Status 2 (Register 3.33)

Reset Value

0000<sub>H</sub>



Field	Bits	Type	Description
LATCHED_BLOCK_LOCK	15	RWSC	<b>Latched Block Lock</b> 0 <sub>B</sub> PCS 2G5 does not have block lock. 1 <sub>B</sub> PCS 2G5 has block lock.
LATCHED_HIGH_BER	14	RWSC	<b>Latched High BER</b> 0 <sub>B</sub> PCS 2G5 did not report a high BER. 1 <sub>B</sub> PCS 2G5 reported a high BER.
BER	13:8	RWSC	<b>BER</b> BER counter
ERRED_BLOCKS	7:0	RWSC	<b>Errored Blocks</b> Errored blocks counter

### PCS TimeSync Capability Register (Register 3.1800)

IEEE Standard Register=3.1800

## PCS\_TIMESYNC\_CAP

### Reset Value

### PCS TimeSync Capability Register (Register 3.1800)

0000<sub>H</sub>

Field	Bits	Type	Description
TIMESYNC_TX_PATH_DATA_DELAY	1	RO	<p><b>TimeSync Transmit Path Data Delay</b></p> <p>0<sub>B</sub> PCS does not provide information on transmit path data delay. For the GPHY, the value is always 0.</p> <p>1<sub>B</sub> PCS provides information on transmit path data delay in registers 3.1801 through 3.1804.</p>
TIMESYNC_RX_PATH_DATA_DELAY	0	RO	<p><b>TimeSync Receive Path Data Delay</b></p> <p>0<sub>B</sub> PCS does not provide information on receive path data delay. For the GPHY, the value is always 0.</p> <p>1<sub>B</sub> PCS provides information on receive path data delay in registers 3.1805 through 3.1808.</p>

### 6.3 Standard Auto-Negotiation Registers for MMD=0x07

This register file contains the auto-negotiation registers for MMD device 0x07.

**Table 32 Registers Overview- Standard Auto-Negotiation Registers**

Register Short Name	Register Long Name	Reset Value
<a href="#">ANEG_CTRL</a>	Auto-Negotiation Control (Register 7.0)	3000 <sub>H</sub>
<a href="#">ANEG_STAT</a>	Auto-Negotiation Status (Register 7.1)	0008 <sub>H</sub>
<a href="#">ANEG_DEVID1</a>	PHY Identifier 1 (Register 7.2)	C133 <sub>H</sub>
<a href="#">ANEG_DEVID2</a>	PHY Identifier 2 (Register 7.3)	5400 <sub>H</sub> <sup>1)</sup>
<a href="#">ANEG_DIP1</a>	Device in Package 1 (Register 7.5)	008B <sub>H</sub>
<a href="#">ANEG_DIP2</a>	Device in Package 2 (Register 7.6)	C000 <sub>H</sub>
<a href="#">ANEG_PACKID1</a>	AN Package Identifier (Register 7.14)	C133 <sub>H</sub>
<a href="#">ANEG_PACKID2</a>	AN Package Identifier (Register 7.15)	5400 <sub>H</sub> <sup>1)</sup>
<a href="#">ANEG_ADV</a>	ANEG Adv. for GPHY (Register 7.16)	9DE1 <sub>H</sub>
<a href="#">ANEG_LP_BP_AB</a>	AN Link Partner Base Page Ability (Register 7.19)	0DE0 <sub>H</sub>
<a href="#">ANEG_XNP_TX1</a>	ANEG Local Dev XNP TX1 (Register 7.22)	0001 <sub>H</sub>
<a href="#">ANEG_XNP_TX2</a>	ANEG Local Dev XNP TX2 (Register 7.23)	0000 <sub>H</sub>
<a href="#">ANEG_XNP_TX3</a>	ANEG Local Dev XNP TX3 (Register 7.24)	0000 <sub>H</sub>
<a href="#">ANEG_LP_XNP_AB1</a>	ANEG Link Partner XNP RX (Register 7.25)	0000 <sub>H</sub>
<a href="#">ANEG_LP_XNP_AB2</a>	ANEG Link Partner XNP RX (Register 7.26)	0000 <sub>H</sub>
<a href="#">ANEG_LP_XNP_AB3</a>	ANEG Link Partner XNP RX (Register 7.27)	0000 <sub>H</sub>
<a href="#">ANEG_MGBT_AN_CTRL</a>	MULTI GBT AN Control (Register 7.32)	0082 <sub>H</sub>
<a href="#">ANEG_MGBT_AN_STA</a>	MultiGBASE-T AN Status (Register 7.33)	0000 <sub>H</sub>
<a href="#">ANEG_EEE_AN_ADV1</a>	EEE Advertisement 1 (Register 7.60)	0006 <sub>H</sub>
<a href="#">ANEG_EEE_AN_LPAB1</a>	EEE Link Partner Ability 1 (Register 7.61)	0000 <sub>H</sub>
<a href="#">ANEG_EEE_AN_ADV2</a>	EEE Advertisement 2 (Register 7.62)	0001 <sub>H</sub>
<a href="#">ANEG_EEE_LP_AB2</a>	EEE Link Partner Ability 2 (Register 7.63)	0001 <sub>H</sub>
<a href="#">ANEG_MGBT_AN_CTRL2</a>	MGBT ANEG Control 2 (Register 7.64)	0008 <sub>H</sub>

1) For the device specific reset value, see the Product and Package Naming table in the [Product Ordering Information](#) chapter.

### 6.3.1 ANEG Register Descriptions

This section describes all the ANEG registers in detail.

#### Auto-Negotiation Control (Register 7.0)

The register controls the main function of auto-negotiation as defined in Clause 45. Refer to IEEE 802.3 45.2.7.1. This register mirrors register STD\_CTRL from Clause 22.

IEEE Standard Register=7.0

#### ANEG\_CTRL

#### Auto-Negotiation Control (Register 7.0)

Reset Value

3000<sub>H</sub>

15	14	13	12	11	10	9	8													0
RST	RES3	XNP	ANEG_EN*		RES2	ANEG_RE*													RES1	
RW	RO	RW	RW		RO	RW													RO	

Field	Bits	Type	Description
RST	15	RW	<b>Reset</b> This bit resets the entire PHY to its default state. Active links are terminated. This is a self-clearing bit. The GPHY firmware sets the bit to 0 via the hardware when the reset is completed. 0 <sub>B</sub> <b>NORMAL</b> Normal GPHY operation 1 <sub>B</sub> <b>RESET</b> GPHY reset
RES3	14	RO	<b>Reserved</b> Value always 0, writes ignored.
XNP	13	RW	<b>Extended Next Page Control</b> 0 <sub>B</sub> <b>ZERO</b> Extended next page is disabled. 1 <sub>B</sub> <b>ONE</b> Extended next page is enabled.
ANEG_ENAB	12	RW	<b>Auto-Negotiation Enable</b> This bit enables the ANEG process to determine the link configuration. Bit 7.0.12 is a copy of bit 0.12 in register 0 (STD_CTRL). 0 <sub>B</sub> <b>ZERO</b> ANEG process is disabled. 1 <sub>B</sub> <b>ONE</b> ANEG process is enabled.
RES2	11:10	RO	<b>Reserved</b> Value always zero, writes ignored.
ANEG_RESTART	9	RW	<b>Restart Auto-Negotiation</b> The ANEG process is restarted by setting bit 7.0.9 to 1. Bit 7.0.9 is a mirror of bit 0.9 in register 0 (STD_CTRL). Completion of ANEG is indicated in bit 0.1.5 and 7.1.5. 0 <sub>B</sub> <b>ZERO</b> Normal operation 1 <sub>B</sub> <b>RESTART</b> Restarts ANEG process.
RES1	8:0	RO	<b>Reserved</b> Value always 0, writes ignored.

### Auto-Negotiation Status (Register 7.1)

All the bits in the ANEG\_STA status register are read only and correspond to the outcome or current status of the auto-negotiation process.

IEEE Standard Register=7.1

### ANEG\_STAT

### Auto-Negotiation Status (Register 7.1)

Reset Value

0008<sub>H</sub>

15	10	9	8	7	6	5	4	3	2	1	0		
RES3				PDF	RES2	XNPS	PR	ANEG_CO*	ANEG_RF	ANEG_AB*	LINKS TA	RES1	LP_A NEG*
ro				ro	ro	ro	ro	ro	rosc	ro	ro	ro	ro

Field	Bits	Type	Description
RES3	15:10	RO	<b>Reserved</b> Value always zero, writes ignored.
PDF	9	RO	<b>Parallel Detection Fault</b> 0 <sub>B</sub> <b>NOFAULT</b> No fault detected 1 <sub>B</sub> <b>FAULT</b> Fault detected via the parallel mechanism
RES2	8	RO	<b>Reserved</b> Value always 0, writes ignored.
XNPS	7	RO	<b>Extended Next Page Status</b> When set to 1 <sub>B</sub> , bit 7.1.7 indicates that both the GPHY and the link partner confirmed support for extended next page. When set to 0 <sub>B</sub> , bit 7.1.7 indicates that the extended next page feature is not used. 0 <sub>B</sub> <b>ZERO</b> Extended next page is not allowed. 1 <sub>B</sub> <b>ONE</b> Extended next page format is used.
PR	6	RO	<b>Page Received</b> The Page Received bit (7.1.6) is set to 1 <sub>B</sub> to indicate that a new link codeword was received and stored in the AN LP Base Page ability registers 7.19 or AN LP XNP ability registers 7.25 to 7.27. 0 <sub>B</sub> <b>ZERO</b> No page received 1 <sub>B</sub> <b>ONE</b> Page received
ANEG_COMPLETE	5	RO	<b>Auto-Negotiation Complete</b> When read as a 1, bit 7.1.5 indicates that the ANEG process was completed and that the contents of the ANEG registers 7.16 and 7.19 are valid. When read as a 0, bit 7.1.5 indicates that the ANEG process was not completed and that the contents of the 7.19, 7.22 through 7.27, and 7.33 registers are as defined by the current state of the ANEG protocol, or as written by manual configuration. 0 <sub>B</sub> <b>ZERO</b> ANEG process not completed 1 <sub>B</sub> <b>ONE</b> ANEG process completed

Field	Bits	Type	Description (cont'd)
ANEG_RF	4	ROSC	<b>Remote Fault</b> When read as 1, bit 7.1.4 indicates that a remote fault condition was detected. Bit 7.1.4 is a copy of bit 1.4 in register 1, device 0. 0 <sub>B</sub> <b>NORMAL</b> No remote fault condition detected 1 <sub>B</sub> <b>FAULT</b> Remote fault condition detected
ANEG_ABLE	3	RO	<b>Auto-Negotiation Ability</b> Bit 7.1.3 is a copy of bit 1.3 in register 1. This is the ANEG ability of the GPHY. 0 <sub>B</sub> <b>UNABLE</b> PHY is not able to perform ANEG. 1 <sub>B</sub> <b>ABLE</b> PHY is able to perform ANEG.
LINKSTA	2	RO	<b>Link Status</b> When read as 1 <sub>B</sub> , bit 7.1.2 indicates that the PMA/PMD determined that a valid link is established. This bit is a duplicate of the PMA/PMD link status bit in 1.1.2. This bit latches low so it does not represent the current status, but is used to indicate link drop since the last read from the management interface. Reading this bit from the MDIO resets the bit to the current value of the link. 0 <sub>B</sub> <b>DOWN</b> Link is down. 1 <sub>B</sub> <b>UP</b> Link is up.
RES1	1	RO	<b>Reserved</b> Value always 0, write ignored.
LP_ANEG_ABLE	0	RO	<b>Link Partner Auto-Negotiation Ability</b> 0 <sub>B</sub> <b>UNABLE</b> Link partner is not capable of ANEG. 1 <sub>B</sub> <b>ABLE</b> Link partner is capable of ANEG.


PHY Identifier 1 (Register 7.2)

ANEG\_DEVID1

Reset Value

PHY Identifier 1 (Register 7.2)

C133<sub>H</sub>



Field	Bits	Type	Description
OUI	15:0	RO	Organizationally Unique Identifier

### PHY Identifier 2 (Register 7.3)

Organizationally Unique Identifier

IEEE Standard Register=7.3

### ANEG\_DEVID2

### PHY Identifier 2 (Register 7.3)

Reset Value

5400<sub>H</sub>



Field	Bits	Type	Description
OUI	15:10	RO	<b>Organizationally Unique Identifier</b>
LDN	9:4	RO	<b>Device Number</b> Specifies the device number <sup>1)</sup> to distinguish between several different products.
LDRN	3:0	RO	<b>Device Revision Number</b> Specifies the device revision number <sup>1)</sup> to distinguish between several versions of this device.

1) For the device specific reset value, see the Product and Package Naming table in the [Product Ordering Information](#) chapter.

## Device in Package 1 (Register 7.5)

IEEE Standard Register=7.5

### ANEG\_DIP1

#### Device in Package 1 (Register 7.5)

Reset Value

008B<sub>H</sub>

15	12	11	10	9	8	7	6	5	4	3	2	1	0
RES	PMA4	PMA3	PMA2	PMA1	ANEG	TC	DTEX S	PHYX S	PCS	WIS	PMAP MD	CL22	
ro	ro	ro	ro	ro	ro	ro	ro	ro	ro	ro	ro	ro	ro

Field	Bits	Type	Description
RES	15:12	RO	<b>Reserved</b> Ignore on read.
PMA4	11	RO	<b>Separate PMA4 Present in Package</b> 0 <sub>B</sub> <b>ABSENT</b> Separate PMA4 not present in package 1 <sub>B</sub> <b>PRESENT</b> Separate PMA4 present in package
PMA3	10	RO	<b>Separate PMA3 Present in Package</b> 0 <sub>B</sub> <b>ABSENT</b> Separate PMA3 not present in package 1 <sub>B</sub> <b>PRESENT</b> Separate PMA3 present in package
PMA2	9	RO	<b>Separate PMA2 Present in Package</b> 0 <sub>B</sub> <b>ABSENT</b> Separate PMA2 not present in package 1 <sub>B</sub> <b>PRESENT</b> Separate PMA2 present in package
PMA1	8	RO	<b>Separate PMA1 Present in Package</b> 0 <sub>B</sub> <b>ABSENT</b> Separate PMA1 not present in package 1 <sub>B</sub> <b>PRESENT</b> Separate PMA1 present in package
ANEG	7	RO	<b>Auto-Negotiation Present in Package</b> 0 <sub>B</sub> <b>ABSENT</b> ANEG not present in package 1 <sub>B</sub> <b>PRESENT</b> ANEG present in package
TC	6	RO	<b>TC Present in Package</b> 0 <sub>B</sub> <b>ABSENT</b> TC registers not present in package 1 <sub>B</sub> <b>PRESENT</b> TC registers present in package
DTEXS	5	RO	<b>DTE XS Present in Package</b> 0 <sub>B</sub> <b>ABSENT</b> DTE XS registers not present in package 1 <sub>B</sub> <b>PRESENT</b> DTE XS registers present in package
PHYXS	4	RO	<b>PHYXS Present in Package</b> 0 <sub>B</sub> <b>ABSENT</b> PHYXS registers not present in package 1 <sub>B</sub> <b>PRESENT</b> PHYXS registers present in package
PCS	3	RO	<b>PCS Present in Package</b> 0 <sub>B</sub> <b>ABSENT</b> PCS registers not present in package 1 <sub>B</sub> <b>PRESENT</b> PCS registers present in package
WIS	2	RO	<b>WIS Present in Package</b> 0 <sub>B</sub> <b>ABSENT</b> WIS registers present in package 1 <sub>B</sub> <b>PRESENT</b> WIS registers present in package

Field	Bits	Type	Description (cont'd)
PMA_PMD	1	RO	<b>PMA PMD Present in Package</b> 0 <sub>B</sub> <b>ABSENT</b> PMA PMD registers not present in package 1 <sub>B</sub> <b>PRESENT</b> PMA PMD registers present in package
CL22	0	RO	<b>Clause 22 Register Present in Package</b> 0 <sub>B</sub> <b>ABSENT</b> Clause 22 registers no present in package 1 <sub>B</sub> <b>PRESENT</b> Clause 22 registers present in package

## Device in Package 2 (Register 7.6)

IEEE Standard Register=7.6

### ANEG\_DIP2

#### Device in Package 2 (Register 7.6)

Reset Value

C000<sub>H</sub>

15	14	13	12																0
<b>VSPE C2</b>	<b>VSPE C1</b>	<b>CL22E XT</b>																	
ro	ro	ro																	ro

Field	Bits	Type	Description
VSPEC2	15	RO	<b>Vendor Specific Device 2 Present in Package</b> 0 <sub>B</sub> <b>ABSENT</b> Vendor Specific Device 2 not present in package 1 <sub>B</sub> <b>PRESENT</b> Vendor Specific Device 2 present in package
VSPEC1	14	RO	<b>Vendor Specific Device 1 Present in Package</b> 0 <sub>B</sub> <b>ABSENT</b> Vendor Specific Device 1 not present in package 1 <sub>B</sub> <b>PRESENT</b> Vendor Specific Device 1 present in package
CL22EXT	13	RO	<b>Clause 22 Extension Present in Package</b> 0 <sub>B</sub> <b>ABSENT</b> Clause 22 extension not present in package 1 <sub>B</sub> <b>PRESENT</b> Clause 22 extension present in package
RES	12:0	RO	<b>Reserved</b> Ignore on read.

### AN Package Identifier (Register 7.14)


IEEE Standard Register=7.14

#### ANEG\_PACKID1

Reset Value

### AN Package Identifier (Register 7.14)

C133<sub>H</sub>



Field	Bits	Type	Description
OUI	15:0	RO	Organizationally Unique Identifier Bits 3:18

### AN Package Identifier (Register 7.15)


IEEE Standard Register=7.15

#### ANEG\_PACKID2

### AN Package Identifier (Register 7.15)

Reset Value

5400<sub>H</sub>



Field	Bits	Type	Description
OUI	15:10	RO	<b>Organizationally Unique Identifier Bits 19:24</b>
LDN	9:4	RO	<b>Device Number</b> Specifies the device number <sup>1)</sup> to distinguish between several different products.
LDRN	3:0	RO	<b>Device Revision Number</b> Specifies the device revision number <sup>1)</sup> to distinguish between several versions of this device.

1) For the device specific reset value, see the Product and Package Naming table in the [Product Ordering Information](#) chapter.

### ANEG Adv. for GPHY (Register 7.16)

This register is a copy of the ANEG advertisement register (Register 4). A read to the AN advertisement register (7.16) reports the value of the ANEG advertisement register (Register 4). Writes to the AN advertisement register (7.16) cause a write to occur to the ANEG advertisement register (Register 4).

IEEE Standard Register=7.16

### ANEG\_ADV

### ANEG Adv. for GPHY (Register 7.16)

Reset Value

9DE1<sub>H</sub>

15	14	13	12	11		5	4		0
NP	RES	RF	XNP		TAF			SF	
RW	RO	RW	RW		RW			RW	

Field	Bits	Type	Description
NP	15	RW	<b>Next Page Able</b> 0 <sub>B</sub> <b>INACTIVE</b> No next page allowed. 1 <sub>B</sub> <b>ACTIVE</b> Additional next page(s) to follow.
RES	14	RO	<b>Reserved</b> Write as zero, ignore on read.
RF	13	RW	<b>Remote Fault</b> The remote fault bit allows indication of a fault to the link partner. Refer to IEEE 802.3 28.2.1.2.4.
XNP	12	RW	<b>Transmission of Extended Next Pages</b> Indicates that the GPHY is able to transmit extended next pages. 0 <sub>B</sub> <b>UNABLE</b> GPHY is XNP unable. 1 <sub>B</sub> <b>ABLE</b> GPHY is XNP able.
TAF	11:5	RW	<b>Technology Ability Field</b> The technology ability field is an 8-bit wide field containing information indicating supported technologies. The GPHY supports 10BASE-T (half- and full-duplex), 100BASE-TX (half- and full-duplex), and both symmetric and asymmetric PAUSE. 40 <sub>H</sub> <b>PS_ASYM</b> Advertises asymmetric pause 20 <sub>H</sub> <b>PS_SYM</b> Advertises symmetric pause 10 <sub>H</sub> <b>DBT4</b> Advertises 100BASE-T4 08 <sub>H</sub> <b>DBT_FDX</b> Advertises 100BASE-TX full-duplex 04 <sub>H</sub> <b>DBT_HDX</b> Advertises 100BASE-TX half-duplex 02 <sub>H</sub> <b>XBT_FDX</b> Advertises 10BASE-T full-duplex 01 <sub>H</sub> <b>XBT_HDX</b> Advertises 10BASE-T half-duplex
SF	4:0	RW	<b>Selector Field</b> This field is always set to 00001 <sub>B</sub> because the GPHY only supports the 802.3 Ethernet standard. 00001 <sub>B</sub> <b>IEEE8023</b> IEEE 802.3 technology.

### AN Link Partner Base Page Ability (Register 7.19)

Register 7.19 is a copy of register 5 from Clause 28. It contains the Base Page received from the link partner.

All of the bits in the AN LP Base Page Ability register are read only.

IEEE Standard Register=7.19

### ANEG\_LP\_BP\_AB

Reset Value

### AN Link Partner Base Page Ability (Register 7.19)

0DE0<sub>H</sub>

15	14	13	12	11						5	4					0
NP	ACK	RF	XNP							TAF						SF
ro	ro	ro	ro							ro						ro

Field	Bits	Type	Description
NP	15	RO	<b>Link Partner Next Page</b> Next page request indication from the link partner. 0 <sub>B</sub> <b>INACTIVE</b> No next page to follow 1 <sub>B</sub> <b>ACTIVE</b> Additional next page to follow
ACK	14	RO	<b>Link Partner Acknowledge</b> Acknowledgment indication from the link partner's link code word. 0 <sub>B</sub> <b>INACTIVE</b> Device did not successfully receive its link partner's link code word. 1 <sub>B</sub> <b>ACTIVE</b> Device successfully received its link partner's link code word.
RF	13	RO	<b>Link Partner Remote Fault</b> Remote fault indication from the link partner. 0 <sub>B</sub> <b>NONE</b> Remote fault is not indicated by the link partner. 1 <sub>B</sub> <b>FAULT</b> Remote fault is indicated by the link partner.
XNP	12	RO	<b>Link Partner XNP Ability</b> 0 <sub>B</sub> <b>UNABLE</b> Link partner is not XNP able. 1 <sub>B</sub> <b>ABLE</b> Link partner is XNP able.
TAF	11:5	RO	<b>Technology Ability Field</b> These bits indicate the link partner's supported technologies received in the Base Page. 40 <sub>H</sub> <b>PS_ASYM</b> Advertises asymmetric pause 20 <sub>H</sub> <b>PS_SYM</b> Advertises symmetric pause 10 <sub>H</sub> <b>DBT4</b> Advertises 100BASE-T4 08 <sub>H</sub> <b>DBT_FDX</b> Advertises 100BASE-TX full-duplex 04 <sub>H</sub> <b>DBT_HDX</b> Advertises 100BASE-TX half-duplex 02 <sub>H</sub> <b>XBT_FDX</b> Advertises 10BASE-T full-duplex 01 <sub>H</sub> <b>XBT_HDX</b> Advertises 10BASE-T half-duplex

Field	Bits	Type	Description (cont'd)
SF	4:0	RO	<b>Link Partner Selector Field</b> This selector field represents one of the 32 possible messages with encoding definitions defined in IEEE 802.3 Annex 28A. 00 <sub>H</sub> Reserved 01 <sub>H</sub> IEEE 802.3 02 <sub>H</sub> IEEE 802.9 ISLAN-16T 03 <sub>H</sub> IEEE 802.5 04 <sub>H</sub> IEEE 1394 05 <sub>H</sub> Reserved ... 1F <sub>H</sub> Reserved

ANEG Local Dev XNP TX1 (Register 7.22)

ANEG\_XNP\_TX1

ANEG Local Dev XNP TX1 (Register 7.22)

Reset Value

0001<sub>H</sub>

15	14	13	12	11	10															0
NP	RES	MP	ACK2	TOGG																MCF
RW	RO	RW	RW	RO																RW

Field	Bits	Type	Description
NP	15	RW	<b>Next Page</b> When the NP bit is set, the GPHY requests to transmit one additional page. The next page transmission ends when both ends of a link segment set their next page bits to logic 0, indicating that neither has anything additional to transmit. 0 <sub>B</sub> <b>INACTIVE</b> No next page to follow. 1 <sub>B</sub> <b>ACTIVE</b> Additional next page(s) to follow.
RES	14	RO	<b>Reserved</b> Write as 0, ignore on read.
MP	13	RW	<b>Message Page</b> Message Page (MP) is used by the next page function to differentiate a MP from an UP. Only MPs are used by the GPHY. 0 <sub>B</sub> <b>UNFOR</b> Unformatted Page 1 <sub>B</sub> <b>MESSG</b> Message Page
ACK2	12	RW	<b>Acknowledge 2</b> Not used during GPHY ANEG. 0 <sub>B</sub> <b>INACTIVE</b> Device does not comply with message. 1 <sub>B</sub> <b>ACTIVE</b> Device complies with message.
TOGG	11	RO	<b>Toggle</b> The Toggle bit is used to ensure proper synchronization between the GPHY and the link partner. 0 <sub>B</sub> <b>ZERO</b> Previous value of the Tx LCW was 1 <sub>B</sub> . 1 <sub>B</sub> <b>ONE</b> Previous value of the Tx LCW was 0 <sub>B</sub> .

Field	Bits	Type	Description (cont'd)
MCF	10:0	RW	<p><b>Message Code Field</b></p> <p>When the Message Page bit is set to 1<sub>B</sub> (7.16.1), this field is the Message Code Field of a message page used in a next page exchange. The message codes are described in IEEE 802.3 Appendix 28C.</p> <p>This is used to indicate the type of message in UCF1 and UCF2.</p> <p>00<sub>H</sub> Reserved</p> <p>01<sub>H</sub> Null message</p> <p>02<sub>H</sub> One Unformatted Page (UP) with TAF follows</p> <p>03<sub>H</sub> Two UPs with TAF follows</p> <p>04<sub>H</sub> Remote fault details message</p> <p>05<sub>H</sub> OUI message</p> <p>06<sub>H</sub> PHY ID message</p> <p>07<sub>H</sub> 100BASE-T2 message</p> <p>08<sub>H</sub> 1000BASE-T message</p> <p>09<sub>H</sub> MULTIGBASE-T message</p> <p>0A<sub>H</sub> EEE technology capability follows in next UP</p> <p>0B<sub>H</sub> OUI XNP</p>

### ANEG Local Dev XNP TX2 (Register 7.23)

Unformatted code field 1 contains seed information and advertises support of 1 GBT full-duplex and half-duplex. Refer to 28.2.3.4.


IEEE Standard Register=7.23

### ANEG\_XNP\_TX2

Reset Value

### ANEG Local Dev XNP TX2 (Register 7.23)

0000<sub>H</sub>



Field	Bits	Type	Description
UCF1	15:0	RW	<b>Unformatted Code Field 1</b> Transmits the master-slave seed bit to facilitate ANEG resolution, port type, and duplex capability.

### ANEG Local Dev XNP TX3 (Register 7.24)

Unformatted code field 2 - Register 7.24

Refer to 28.2.3.4.


IEEE Standard Register=7.24

### ANEG\_XNP\_TX3

Reset Value

### ANEG Local Dev XNP TX3 (Register 7.24)

0000<sub>H</sub>



Field	Bits	Type	Description
UCF2	15:0	RW	<b>Unformatted Code Field 2</b> 2.5 GBASE-T ability is advertised by default.

## ANEG Link Partner XNP RX (Register 7.25)

IEEE Standard Register=7.25

### ANEG\_LP\_XNP\_AB1

#### ANEG Link Partner XNP RX (Register 7.25)

Reset Value

0000<sub>H</sub>

15	14	13	12	11	10														0
<b>NP</b>	<b>ACK</b>	<b>MP</b>	<b>ACK2</b>	<b>TOGG</b>														<b>MCF</b>	
ro	ro	ro	ro	ro														ro	

Field	Bits	Type	Description
NP	15	RO	<b>Link Partner Next Page</b> Refer to 28.2.3.4.3. The NP bit is used by the next page function to indicate whether or not this is the last next page to be transmitted. 0 <sub>B</sub> <b>INACTIVE</b> Last page 1 <sub>B</sub> <b>ACTIVE</b> Additional next page(s) to follow
ACK	14	RO	<b>Link Partner Acknowledge</b> As defined in 28.2.1.2.5. The Acknowledge (Ack) bit is used by the ANEG function to indicate that the GPHY successfully received its link partner's link codeword.
MP	13	RO	<b>Link Partner Message Page</b> Indicates that the content of MCF is either an unformatted page or a formatted message. 0 <sub>B</sub> <b>UNFOR</b> Unformatted page 1 <sub>B</sub> <b>MESSG</b> Message page
ACK2	12	RO	<b>Link Partner Acknowledge 2</b> 0 <sub>B</sub> <b>INACTIVE</b> Device is unable to comply with message. 1 <sub>B</sub> <b>ACTIVE</b> Device complies with message.
TOGG	11	RO	<b>Link Partner Toggle</b> This bit is set to the opposite of the TOGG bit in the previous page. 0 <sub>B</sub> <b>ZERO</b> Previous value of the TX LCW was 1 <sub>B</sub> . 1 <sub>B</sub> <b>ONE</b> Previous value of the TX LCW was 0 <sub>B</sub> .
MCF	10:0	RO	<b>Link Partner Message Code Field</b> This field indicates the type of Message Code. 009 <sub>H</sub> <b>MC_2G5BT</b> Message code for 2.5GBASE-T

# ANEG Link Partner XNP RX (Register 7.26)


IEEE Standard Register=7.26

ANEG\_LP\_XNP\_AB2

Reset Value

ANEG Link Partner XNP RX (Register 7.26)

0000<sub>H</sub>



Field	Bits	Type	Description
UCF1	15:0	RO	Unformatted Code Field 1 Refer to 28.2.3.4.

### ANEG Link Partner XNP RX (Register 7.27)


IEEE Standard Register=7.27

ANEG\_LP\_XNP\_AB3

Reset Value

ANEG Link Partner XNP RX (Register 7.27)

0000<sub>H</sub>



Field	Bits	Type	Description
UCF2	15:0	RO	Unformatted Code Field 2 Refer to 28.2.3.4.

### MULTI GBT AN Control Register (Register 7.32)

This register advertises the GPHY capabilities.

IEEE Standard Register=7.32

#### ANEG\_MGBT\_AN\_CTRL

Reset Value

### MULTI GBT AN Control Register (Register 7.32)

0082<sub>H</sub>

15	14	13	12	11	9	8	7	6	5	4	3	2	1	0
MS_M AN_*	MSCV	PT	AB_10 GBT	RES2		AB_5 GBT	AB_2 G5BT	FR_5G BT	FR_2G 5BT	RES1		LDPM A	FR	LDL
rw	rw	rw	ro	ro		ro	rw	ro	rw	ro		rw	rw	rw

Field	Bits	Type	Description
MS_MAN_EN	15	RW	<b>Master Slave Manual Config Enable</b> 0 <sub>B</sub> <b>ANEG</b> ANEG is used to determine the master-slave selection. 1 <sub>B</sub> <b>MAN</b> Manual configuration. The MSCV bit determines the master-slave selection.
MSCV	14	RW	<b>Master Slave Config Value</b> 0 <sub>B</sub> <b>SLAVE</b> Manual set to SLAVE 1 <sub>B</sub> <b>MASTER</b> Manual set to MASTER
PT	13	RW	<b>Port Type</b> 0 <sub>B</sub> <b>MASTER</b> Preference as Master - single port device 1 <sub>B</sub> <b>SLAVE</b> Preference as Slave - multi-port device
AB_10GBT	12	RO	<b>10GBASE-T Ability</b> Not supported. Value always 0.
RES2	11:9	RO	<b>Reserved</b> Value always 0, writes ignored.
AB_5GBT	8	RO	<b>5GBASE-T Ability</b> Not supported by the GPHY. 0 <sub>B</sub> <b>UNABLE</b> Do not advertise PHY as 5GBASE-T capable. 1 <sub>B</sub> <b>ABLE</b> Advertises PHY as 5GBASE-T capable. Not supported.
AB_2G5BT	7	RW	<b>2.5GBASE-T Ability</b> 0 <sub>B</sub> <b>UNABLE</b> Do not advertise PHY as 2.5GBASE-T capable. 1 <sub>B</sub> <b>ABLE</b> Advertises PHY as 2.5GBASE-T capable.
FR_5GBT	6	RO	<b>5GBASE-T Fast Retrain Ability</b> Not supported by GPHY. 0 <sub>B</sub> <b>UNABLE</b> Do not advertise PHY as 5GBASE-T fast retrain able. 1 <sub>B</sub> <b>ABLE</b> Advertises PHY as 5GBASE-T fast retrain capable. Not supported.
FR_2G5BT	5	RW	<b>2.5GBASE-T Fast Retrain Ability</b> 0 <sub>B</sub> <b>UNABLE</b> Do not advertise PHY as 2.5G fast retrain able. 1 <sub>B</sub> <b>ABLE</b> Advertises PHY as 2.5G fast retrain able.
RES1	4:3	RO	<b>Reserved</b> Value always 0, writes ignored.

Field	Bits	Type	Description (cont'd)
LDPMA	2	RW	<b>GPHY PMA Training Reset Request</b> When this bit is set to 1 <sub>B</sub> , the GPHY expects the link partner to reset the PMA training PRBS for every PMA training frame. When this bit is set to 0 <sub>B</sub> , the GPHY expects the link partner to run the PMA training PRBS continuously through every PMA training frame.
FR	1	RW	<b>Fast Retrain Ability</b>
LDL	0	RW	<b>GPHY Loop Timing Ability</b>

### MultiGBASE-T AN Status Register (Register 7.33)

IEEE Standard Register=7.33

#### ANEG\_MGBT\_AN\_STA

MultiGBASE-T AN Status register (Register 7.33)

Reset Value

0000<sub>H</sub>

15								7	6	5	4	3	2		0
RES									AB_5 GBT	AB_2 G5BT	FR_5G BT	FR_2G 5BT	RES		
									ro	ro	ro	ro			

Field	Bits	Type	Description
AB_5GBT	6	RO	<b>5GBASE-T Ability of Link Partner</b> This bit is only valid when the link is established and ANEG completed. 0 <sub>B</sub> <b>UNABLE</b> Link partner is not capable of 5GBASE-T. 1 <sub>B</sub> <b>ABLE</b> Link partner is capable of 5GBASE-T.
AB_2G5BT	5	RO	<b>2.5GBASE-T Ability of Link Partner</b> This bit is only valid when the link is established and ANEG completed (bit 7.1.5 is set to 1 <sub>B</sub> ). 0 <sub>B</sub> <b>UNABLE</b> Link partner is not capable of 2.5GBASE-T. 1 <sub>B</sub> <b>ABLE</b> Link partner is capable of 2.5GBASE-T.
FR_5GBT	4	RO	<b>5GBASE-T Fast Retrain Ability of Link Partner</b> This bit is only valid when the link is established and ANEG completed. 0 <sub>B</sub> <b>UNABLE</b> Link partner is not capable of 5GBASE-T fast retrain. 1 <sub>B</sub> <b>ABLE</b> Link partner is capable of 5GBASE-T fast retrain
FR_2G5BT	3	RO	<b>2.5GBASE-T Fast Retrain Ability of Link Partner</b> This bit is only valid when the link is established and ANEG completed (bit 7.1.5 is set to 1 <sub>B</sub> ). 0 <sub>B</sub> <b>UNABLE</b> Link partner is not capable of 2.5GBASE-T fast retrain. 1 <sub>B</sub> <b>ABLE</b> Link partner is capable of 2.5GBASE-T fast retrain.

### EEE Advertisement 1 (Register 7.60)

IEEE Standard Register=7.60

**ANEG\_EEE\_AN\_ADV1**

### EEE Advertisement 1 (Register 7.60)

### Reset Value

0006<sub>H</sub>

15								7	6	5	4	3	2	1	0
RES									EEE_1 0G*	EEE_1 0G*	EEE_1 00*	EEE_1 0G*	EEE_1 00*	EEE_1 00*	RES
									ro	ro	ro	ro	rw	rw	

Field	Bits	Type	Description
EEE_10GBKR	6	RO	<b>Support of 10GBASE-KR EEE</b> 0 <sub>B</sub> <b>DISABLED</b> This PHY mode is not supported for EEE. 1 <sub>B</sub> <b>ENABLE</b> This PHY mode is supported for EEE.
EEE_10GBKX4	5	RO	<b>Support of 10GBASE-KX4 EEE</b> 0 <sub>B</sub> <b>DISABLED</b> This PHY mode is not supported for EEE. 1 <sub>B</sub> <b>ENABLE</b> This PHY mode is supported for EEE.
EEE_1000BKX	4	RO	<b>Support of 1000BASE-KX EEE</b> 0 <sub>B</sub> <b>DISABLED</b> This PHY mode is not supported for EEE. 1 <sub>B</sub> <b>ENABLE</b> This PHY mode is supported for EEE.
EEE_10GBT	3	RO	<b>Support of 10GBASE-T EEE</b> 0 <sub>B</sub> <b>DISABLED</b> This PHY mode is not supported for EEE. 1 <sub>B</sub> <b>ENABLE</b> This PHY mode is supported for EEE.
EEE_1000BT	2	RW	<b>Support of 1000BASE-T EEE</b> 0 <sub>B</sub> <b>DISABLED</b> This PHY mode is not supported for EEE. 1 <sub>B</sub> <b>ENABLE</b> This PHY mode is supported for EEE.
EEE_100BTX	1	RW	<b>Support of 100BASE-TX EEE</b> 0 <sub>B</sub> <b>DISABLED</b> This PHY mode is not supported for EEE. 1 <sub>B</sub> <b>ENABLE</b> This PHY mode is supported for EEE.

All of the bits in the EEE LP ability 1 register are read only. A write operation to the EEE LP advertisement register has no effect.

0000<sub>H</sub>

15																7	6	5	4	3	2	1	0
RES																	EEE_1 0G*	EEE_1 0G*	EEE_1 00*	EEE_1 0G*	EEE_1 00*	EEE_1 00*	RES
																	ro	ro	ro	ro	ro	ro	

Field	Bits	Type	Description
EEE_10GBKR	6	RO	<b>Support of 10GBASE-KR EEE</b> 0 <sub>B</sub> <b>DISABLED</b> This PHY mode is not supported for EEE. 1 <sub>B</sub> <b>ENABLE</b> This PHY mode is supported for EEE.
EEE_10GBKX 4	5	RO	<b>Support of 10GBASE-KX4 EEE</b> 0 <sub>B</sub> <b>DISABLED</b> This PHY mode is not supported for EEE. 1 <sub>B</sub> <b>ENABLE</b> This PHY mode is supported for EEE.
EEE_1000BKX	4	RO	<b>Support of 1000BASE-KX EEE</b> 0 <sub>B</sub> <b>DISABLED</b> This PHY mode is not supported for EEE. 1 <sub>B</sub> <b>ENABLE</b> This PHY mode is supported for EEE.
EEE_10GBT	3	RO	<b>Support of 10GBASE-T EEE</b> 0 <sub>B</sub> <b>DISABLED</b> This PHY mode is not supported for EEE. 1 <sub>B</sub> <b>ENABLE</b> This PHY mode is supported for EEE.
EEE_1000BT	2	RO	<b>Support of 1000BASE-T EEE</b> 0 <sub>B</sub> <b>DISABLED</b> This PHY mode is not supported for EEE. 1 <sub>B</sub> <b>ENABLE</b> This PHY mode is supported for EEE.
EEE_100BTX	1	RO	<b>Support of 100BASE-TX EEE</b> 0 <sub>B</sub> <b>DISABLED</b> This PHY mode is not supported for EEE. 1 <sub>B</sub> <b>ENABLE</b> This PHY mode is supported for EEE.

## IEEE Standard Register=7.62

**0001<sub>H</sub>**

Field	Bits	Type	Description
RES	15:1	RO	<b>Reserved</b>
EEE2G5	0	RW	<b>Advertise 2.5GBASE-T EEE Capability</b> 0 <sub>B</sub> <b>DISABLED</b> This PHY mode does not advertise 2.5GBASE-T EEE. 1 <sub>B</sub> <b>ENABLE</b> This PHY mode advertises 2.5GBASE-T EEE.

### EEE Link Partner Ability 2 (Register 7.63)

When the AN and training processes are complete, this register reflects the contents of the link partner's EEE advertisement 2 register.

IEEE Standard Register=7.63


All the bits in the EEE LP Ability 2 register are read-only. A write to the EEE LP Ability 2 register has no effect.

#### ANEG\_EEE\_LP\_AB2

### EEE Link Partner Ability 2 (Register 7.63)

Reset Value

0001<sub>H</sub>



Field	Bits	Type	Description
RES	15:1	RO	Reserved
EEE2G5	0	RO	<b>Link Partner Advertised 2.5GBASE-T EEE Capability</b> 0 <sub>B</sub> <b>DISABLED</b> LP is not 2.5GBASE-T EEE capable. 1 <sub>B</sub> <b>ENABLE</b> LP is 2.5GBASE-T EEE capable.

### MGBT ANEG Control 2 (Register 7.64)

This register is an extension of the ANEG Control Register for Multi GBT. It is used for 2.5 G ANEG configuration. IEEE Standard Register=7.64

Bit 7.64.3 is valid only when 7.32.5 is set to 1<sub>B</sub> advertising fast retrain ability, and is used to request the link partner whether to initially reset the THP during fast retrain. THP Bypass Request is exchanged during link training, refer to 126.4.2.5.10.

When bit 7.64.3 is set to 0<sub>B</sub>, the GPHY requests the link partner not to reset THP during fast retrain.

When bit 7.64.3 is set to 1<sub>B</sub>, the GPHY requests the link partner to initially reset THP during fast retrain.

### ANEG\_MGBT\_AN\_CTRL2

Reset Value

### MGBT ANEG Control 2 (Register 7.64)

0008<sub>H</sub>

15	14														4	3	2		0
RES																THPB YP2*		RES	
																RW			

Field	Bits	Type	Description
RES	14:4	RO	<b>Reserved</b>
THPBYP2G5	3	RW	<b>THP Bypass During Fast Retrain</b> The GPHY requests a THP bypass during fast retrain. 0 <sub>B</sub> <b>NORST</b> GPHY requests the link partner NOT to initially reset THP during fast retrain. 1 <sub>B</sub> <b>RST</b> GPHY requests the link partner to initially reset THP during fast retrain.

## 6.4 Vendor Specific 1 Device Registers

This register file contains GPHY-specific registers for MMD=30 (decimal).

**Table 33 Registers Overview- Vendor Specific 1 Device Registers**

Register Short Name	Register Long Name	Reset Value
<a href="#">VSPEC1_LED0</a>	Configuration for LED Pin 0 (Register 30.1)	0310 <sub>H</sub>
<a href="#">VSPEC1_LED1</a>	Configuration for LED Pin 1 (Register 30.2)	0320 <sub>H</sub>
<a href="#">VSPEC1_LED2</a>	Configuration for LED Pin 2 (Register 30.3)	0340 <sub>H</sub>
<a href="#">VSPEC1_NBT_DS_CTRL</a>	NBASE-T Downshift Control Register (Register 30.10)	0400 <sub>H</sub>
<a href="#">VSPEC1_NBT_DS_STA</a>	NBASE-T Downshift Status Register (Register 30.11)	0000 <sub>H</sub>
<a href="#">VSPEC1_PM_CTRL</a>	Packet Manager Control (Register 30.12)	3000 <sub>H</sub>
<a href="#">VSPEC1_TEMP_STA</a>	Temperature Code (Register 30.14)	0000 <sub>H</sub>
<a href="#">VSPEC1_IMASK</a>	VSPEC1 Interrupt Mask Register (Register 30.17)	0000 <sub>H</sub>
<a href="#">VSPEC1_ISTAT</a>	VSPEC1 Interrupt Mask Register (Register 30.18)	0000 <sub>H</sub>
<a href="#">VSPEC1_LANE_ASP_MAP</a>	ASP Mapping to Physical Lanes (Register 30.20)	00E4 <sub>H</sub>
<a href="#">VSPEC1_LOW_POWER_ENTRY_TIME</a>	Time to Enter Low Power (Register 30.21)	0001 <sub>H</sub>
<a href="#">VSPEC1_FRCTL</a>	Fast Retrain Control and Status (Register 30.22)	0000 <sub>H</sub>

## 6.4.1 VSPEC1 Register Descriptions

This section describes all the VSPEC1 registers in detail.

### Configuration for LED Pin 0 (Register 30.1)

This register configures the behavior of the LED0 pin depending on predefined states or events the PHY entered into or raised. Since more than one event/state may be active at the same time, more than one function may apply at the same time. The priority from highest to lowest is given by the order: PULSE, BLINKS, BLINKF, and CON. The LED PULSE for the selected activity is only displayed for the link speed selected in CON. When CON is selected as NONE, no PULSE is displayed on the LED for any activity. To avoid the LED being constantly on when it is configured for pulsing alone, set the NO\_CON bit in the PULSE field (bit 11).

IEEE Standard Register=30.1

### VSPEC1\_LED0

#### Configuration for LED Pin 0 (Register 30.1)

Reset Value

0310<sub>H</sub>

15	12	11	8	7	4	3	0	
BLINKS				PULSE		CON		BLINKF
rw				rw		rw		rw

Field	Bits	Type	Description
BLINKS	15:12	RW	<b>Slow Blinking Configuration</b> The BLINKS field selects the PHY states where the LED blinks with the predefined slow frequency. Each bit mask indicates a link speed. Combinations of these bit masks are used to provide a combination of link speed states to enable the behavior. 0000 <sub>B</sub> <b>NONE</b> Not active 0001 <sub>B</sub> <b>LINK10</b> Blink when link is 10 Mbps. 0010 <sub>B</sub> <b>LINK100</b> Blink when link is 100 Mbps. 0100 <sub>B</sub> <b>LINK1000</b> Blink when link is 1000 Mbps. 1000 <sub>B</sub> <b>LINK2500</b> Blink when link is 2500 Mbps.
PULSE	11:8	RW	<b>Pulsing Configuration</b> The PULSE field is a mask field that combines certain events, such as TXACT/RXACT, to generate a pulse on the LED when such an event is detected. 0000 <sub>B</sub> <b>NONE</b> No pulsing 0001 <sub>B</sub> <b>TXACT</b> Transmit activity 0010 <sub>B</sub> <b>RXACT</b> Receive activity 0100 <sub>B</sub> <b>COL</b> Collision 1000 <sub>B</sub> <b>NO_CON</b> Constant on behavior is switched off.

Field	Bits	Type	Description (cont'd)
CON	7:4	RW	<b>Constant On Configuration</b> The CON field selects the PHY states where the LED is constantly on. Each bit mask indicates a link speed. Combinations of these bit masks are used to provide a combination of link speed states to enable the behavior. 0000 <sub>B</sub> <b>NONE</b> Not active 0001 <sub>B</sub> <b>LINK10</b> On when link is 10 Mbps. 0010 <sub>B</sub> <b>LINK100</b> On when link is 100 Mbps. 0100 <sub>B</sub> <b>LINK1000</b> On when link is 1000 Mbps. 1000 <sub>B</sub> <b>LINK2500</b> On when link is 2500 Mbps.
BLINKF	3:0	RW	<b>Fast Blinking Configuration</b> The BLINKF field selects the PHY states where the LED blinks with the predefined fast frequency. Each bit mask indicates a link speed. Combinations of these bit masks are used to provide a combination of link speed states to enable the behavior. 0000 <sub>B</sub> <b>NONE</b> No active 0001 <sub>B</sub> <b>LINK10</b> Blink when Link is 10 Mbps. 0010 <sub>B</sub> <b>LINK100</b> Blink when Link is 100 Mbps. 0100 <sub>B</sub> <b>LINK1000</b> Blink when Link is 1000 Mbps. 1000 <sub>B</sub> <b>LINK2500</b> Blink when Link is 2500 Mbps.

### Configuration for LED Pin 1 (Register 30.2)

Configuration register for LED pin 1

IEEE Standard Register=30.2

### VSPEC1\_LED1

Reset Value

### Configuration for LED Pin 1 (Register 30.2)

0320<sub>H</sub>

15	12	11	8	7	4	3	0	
BLINKS				PULSE		CON		BLINKF
rw				rw		rw		rw

Field	Bits	Type	Description
BLINKS	15:12	RW	<b>Slow Blinking Configuration</b> The BLINKS field selects the PHY states where the LED blinks with the predefined slow frequency. Each bit mask indicates a link speed. Combinations of these bit masks are used to provide a combination of link speed states to enable the behavior. 0000 <sub>B</sub> <b>NONE</b> Not active 0001 <sub>B</sub> <b>LINK10</b> Blink when link is 10 Mbps. 0010 <sub>B</sub> <b>LINK100</b> Blink when link is 100 Mbps. 0100 <sub>B</sub> <b>LINK1000</b> Blink when link is 1000 Mbps. 1000 <sub>B</sub> <b>LINK2500</b> Blink when link is 2500 Mbps.
PULSE	11:8	RW	<b>Pulsing Configuration</b> The PULSE field is a mask field that combines certain events, such as TXACT RXACT, to generate a pulse on the LED when such an event is detected. 0000 <sub>B</sub> <b>NONE</b> No pulsing 0001 <sub>B</sub> <b>TXACT</b> Transmit activity 0010 <sub>B</sub> <b>RXACT</b> Receive activity 0100 <sub>B</sub> <b>COL</b> Collision 1000 <sub>B</sub> <b>NO_CON</b> Constant on behavior is switched off.
CON	7:4	RW	<b>Constant On Configuration</b> The CON field selects the PHY states where the LED is constantly on. Each bit mask indicates a link speed. Combinations of these bit masks are used to provide a combination of link speed states to enable the behavior. 0000 <sub>B</sub> <b>NONE</b> Not active 0001 <sub>B</sub> <b>LINK10</b> On when link is 10 Mbps. 0010 <sub>B</sub> <b>LINK100</b> On when link is 100 Mbps. 0100 <sub>B</sub> <b>LINK1000</b> On when link is 1000 Mbps. 1000 <sub>B</sub> <b>LINK2500</b> On when link is 2500 Mbps.

Field	Bits	Type	Description (cont'd)
BLINKF	3:0	RW	<p><b>Fast Blinking Configuration</b></p> <p>The BLINKF field selects the PHY states where the LED blinks with the predefined fast frequency. Each bit mask indicates a link speed. Combinations of these bit masks are used to provide a combination of link speed states to enable the behavior.</p> <p>0000<sub>B</sub><b>NONE</b> Not active</p> <p>0001<sub>B</sub><b>LINK10</b> Blink when link is 10 Mbps.</p> <p>0010<sub>B</sub><b>LINK100</b> Blink when link is 100 Mbps.</p> <p>0100<sub>B</sub><b>LINK1000</b> Blink when link is 1000 Mbps.</p> <p>1000<sub>B</sub><b>LINK2500</b> Blink when link is 2500 Mbps.</p>

### Configuration for LED Pin 2 (Register 30.3)

Configuration register for LED pin 2

IEEE Standard Register=30.3

### VSPEC1\_LED2

### Configuration for LED Pin 2 (Register 30.3)

Reset Value

0340<sub>H</sub>

15	12	11	8	7	4	3	0	
BLINKS				PULSE		CON		BLINKF
rw				rw		rw		rw

Field	Bits	Type	Description
BLINKS	15:12	RW	<b>Slow Blinking Configuration</b> The Blink-S field selects the PHY states where the LED blinks with the predefined slow frequency. Each bit mask indicates a link speed. Combinations of these bit masks are used to provide a combination of link speed states to enable the behavior. 0000 <sub>B</sub> <b>NONE</b> Not active 0001 <sub>B</sub> <b>LINK10</b> Blink when link is 10 Mbps. 0010 <sub>B</sub> <b>LINK100</b> Blink when link is 100 Mbps. 0100 <sub>B</sub> <b>LINK1000</b> Blink when link is 1000 Mbps. 1000 <sub>B</sub> <b>LINK2500</b> Blink when link is 2500 Mbps.
PULSE	11:8	RW	<b>Pulsing Configuration</b> The PULSE field is a mask field that combines certain events, such as TXACT RXACT, to generate a pulse on the LED when such an event is detected. 0000 <sub>B</sub> <b>NONE</b> No pulsing 0001 <sub>B</sub> <b>TXACT</b> Transmit activity 0010 <sub>B</sub> <b>RXACT</b> Receive activity 0100 <sub>B</sub> <b>COL</b> Collision 1000 <sub>B</sub> <b>NO_CON</b> Constant on behavior is switched off.
CON	7:4	RW	<b>Constant On Configuration</b> The CON field selects the PHY states where the LED is constantly on. Each bit mask indicates a link speed. Combinations of these bit masks are used to provide a combination of link speed states to enable the behavior. 0000 <sub>B</sub> <b>NONE</b> Not active 0001 <sub>B</sub> <b>LINK10</b> On when link is 10 Mbps. 0010 <sub>B</sub> <b>LINK100</b> On when link is 100 Mbps. 0100 <sub>B</sub> <b>LINK1000</b> On when link is 1000 Mbps. 1000 <sub>B</sub> <b>LINK2500</b> On when link is 2500 Mbps.

Field	Bits	Type	Description (cont'd)
BLINKF	3:0	RW	<p><b>Fast Blinking Configuration</b></p> <p>The BLINKF field selects the PHY states where the LED blinks with the predefined fast frequency. Each bit mask indicates a link speed. Combinations of these bit masks are used to provide a combination of link speed states to enable the behavior.</p> <p>0000<sub>B</sub><b>NONE</b> Not Active</p> <p>0001<sub>B</sub><b>LINK10</b> Blink when link is 10 Mbps.</p> <p>0010<sub>B</sub><b>LINK100</b> Blink when link is 100 Mbps.</p> <p>0100<sub>B</sub><b>LINK1000</b> Blink when link is 1000 Mbps.</p> <p>1000<sub>B</sub><b>LINK2500</b> Blink when link is 2500 Mbps.</p>

### NBASE-T Downshift Control Register (Register 30.10)


IEEE Standard Register=30.10

#### VSPEC1\_NBT\_DS\_CTRL

### NBASE-T Downshift Control Register (Register 30.10)

Reset Value

0400<sub>H</sub>



Field	Bits	Type	Description
NRG_RST_CNT	15:8	RW	<b>Timer to Reset the Downshift Process</b> When the energy is zero for a duration equal to NRG_RST_CNT seconds, the ANEG advertised capabilities are reset to the maximum GPHY capabilities. When NRG_RST_CNT is lower than 2, the ADS feature cannot be enabled. Default is 4 seconds. <i>Note: This timer only takes effect when NO_NRG_RST is set.</i>
FORCE_RST	7	RW	<b>Force Reset of Downshift Process</b> Setting this bit to 1 immediately resets the ANEG advertised capabilities to the maximum GPHY capabilities.
DOWNSHIFT_THR	6:2	RW	<b>NBASE-T Downshift Training Counter Threshold</b> dsh_thr variable in NBASE-T specification This is a 4-bit counter from 0 to 15 used to control the number of training cycles allowed for linkup, otherwise downshift.
DOWNSHIFT_EN	1	RW	<b>NBASE-T Downshift Enable</b> dsh_en variable in NBASE-T specification 0 <sub>B</sub> <b>DISABLE</b> Disables NBT downshift. 1 <sub>B</sub> <b>ENABLE</b> Enables NBT downshift.
NO_NRG_RST	0	RW	<b>Advertise All Speeds if No Energy Detected</b> When no energy is detected, this resets to advertise all speeds. Energy variable in NBASE-T specification 0 <sub>B</sub> <b>DISABLE</b> Do not reset speeds advertised when no energy is detected. 1 <sub>B</sub> <b>ENABLE</b> Reset speeds advertised when no energy is detected.

## NBASE-T Downshift Status Register (Register 30.11)

IEEE Standard Register=30.11

### VSPEC1\_NBT\_DS\_STA

Reset Value

### NBASE-T Downshift Status Register (Register 30.11)

0000<sub>H</sub>

15	14					9	8	7	6	5	4					0
MACSEC_*							DOWNSHI*	DOWNSHI*	DOWNSHI*	DOWNSHI*						DOWNSHIFT_CNT
ro							ro	ro	ro	ro					ro	

Field	Bits	Type	Description
MACSEC_CAP	15	RO	<b>MACSEC Capability in the product</b> 0 <sub>B</sub> <b>DISABLED</b> Product is not MACSEC capable 1 <sub>B</sub> <b>ENABLED</b> Product is MACSEC capable
DOWNSHIFT_1G	8	RO	<b>Downshift from 1G to Lower Speed</b>
DOWNSHIFT_2G5	7	RO	<b>Downshift from 2.5 G to Lower Speed</b>
DOWNSHIFT_5G	6	RO	<b>Downshift 5G to Lower Speed</b> Not supported by the GPHY
DOWNSHIFT_10G	5	RO	<b>Downshift 10G to Lower Speed</b> Not supported by the GPHY
DOWNSHIFT_CNT	4:0	RO	<b>Training Attempt Counter</b> Counts training attempts to select the operating speed. dsh_cnt state variable in NBASE-T specification

**Packet Manager Control (Register 30.12)**

IEEE Standard Register=30.12

Control the Packet Manager Configuration

**VSPEC1\_PM\_CTRL**
**Reset Value**
**Packet Manager Control (Register 30.12)**
**3000<sub>H</sub>**

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RES	USXGMII_REACH			MDINT_M*	RES	RES	RES	RES	RES	RES	RES	RES	RES	SI	RES
rw	rw			rw				rw	rw	rw	rw	rw	rw	rw	rw

Field	Bits	Type	Description
USXGMII_REACH	14:12	RW	<b>USXGMII Tx and Rx Configuration</b> Based on the loop length between the GPHY and STA connected through USXGMII interface. No action taken if USXGMII interface is not available. 000 <sub>B</sub> <b>SHORT</b> Short reach configuration of USXGMII Tx and Rx equalization by firmware 001 <sub>B</sub> <b>MEDIUM</b> Medium reach configuration of USXGMII Tx and Rx equalization by firmware 010 <sub>B</sub> <b>LONG</b> Long reach configuration of USXGMII Tx and Rx equalization by firmware 011 <sub>B</sub> <b>CUSTOM</b> Custom Configuration At start-up default settings available after boot. If custom configuration of USXGMII Tx and Rx equalization required then the parameters can be set with custom values using GPHY API Others: Reserved.
MDINT_MODE	11	rw	<b>MDIO Interrupt Mode</b> Sets the mode of the MDIO interrupt signal. 0 <sub>B</sub> <b>TRI</b> Tristate mode The MDIO interrupt signal is tristate when the interrupt is inactive. It is driven only when the interrupt is active. 1 <sub>B</sub> <b>PP</b> Push-pull mode The MDIO interrupt signal is constantly driven.
SI	1	RW	<b>Super Isolate</b> Use in Super Isolate mode. Forces the device into a power down state (SLEEP) in which power consumption is the bare minimum required to still maintain the MII management interface communication. When activating the power down functionality, the PHY terminates active data links. The MII interface is also stopped in power down mode. See also IEEE 802.3-2008 22.2.4.1.5. 0 <sub>B</sub> <b>NORMAL</b> Normal operational mode 1 <sub>B</sub> <b>SUPER_ISOLATE</b> Super isolate mode

### Temperature Code (Register 30.14)

Junction temperature is presented in degrees Celsius


IEEE Standard Register=30.14

VSPEC1\_TEMP\_STA

Reset Value

Temperature Code (Register 30.14)

0000<sub>H</sub>



Field	Bits	Type	Description
TEMP_DATA	15:0	RO	<b>Junction Temperature</b> The temperature is represented as a 2's complement binary fixed point number, of which the 7 LSBs are fractional. The STA must take the thermal mitigation measures when the junction temperature exceeds the normal operating range if ADS is disabled. TEMP_DATA is invalid when the value is 0000 <sub>H</sub> . Example Tj Values (Decimal): <ul style="list-style-type: none"> <li>For Tj = -40 degC, TEMP_DATA = EC00<sub>H</sub></li> <li>For Tj = +125 degC, TEMP_DATA = 3E80<sub>H</sub></li> </ul>

### VSPEC1 Interrupt Mask Register (Register 30.17)

This register defines the mask for the Interrupt Status Register (ISTAT), which contains the event source for the MDINT interrupt sent from the GPHY to an external chip. The mask is cleared whenever the corresponding interrupt is serviced.

The information about the interrupt source is indicated in the VSPEC1\_ISTAT register.

IEEE Standard Register=30.17

#### VSPEC1\_IMASK

Reset Value

#### VSPEC1 Interrupt Mask Register (Register 30.17)

0000<sub>H</sub>

15	6	5	4	3	2	1	0				
RES						CDET	RES	RES	RES	RES	RES
						rw	rw	rw	rw	rw	rw

Field	Bits	Type	Description
CDET	5	RW	<b>Cable Detect Interrupt</b> When active, MDINT is activated upon interrupt from detection of energy on the link. 0 <sub>B</sub> <b>INACTIVE</b> Interrupt is masked out. 1 <sub>B</sub> <b>ACTIVE</b> Interrupt is activated.

### VSPEC1 Interrupt Status Register (Register 30.18)

This register defines the event source for the MDINT interrupt sent from the GPHY to an external chip based on the mask settings in the VSPEC1\_IMASK register.

VSPEC1\_ISTAT is a cleared on read by the STA.

IEEE Standard Register=30.18

### VSPEC1\_ISTAT

Reset Value

### VSPEC1 Interrupt Status Register (Register 30.18)

0000<sub>H</sub>

15	6	5	4	3	2	1	0
RES						RES	RES
						rosc	rosc

Field	Bits	Type	Description
CDET	5	ROSC	<b>Cable Detect Interrupt</b> When this bit is set, MDINT is activated upon interrupt from detection of energy on the link. 0 <sub>B</sub> <b>INACTIVE</b> This event is not the interrupt source. 1 <sub>B</sub> <b>ACTIVE</b> The cable detect interrupt is the source of the interrupt.

## ASP Mapping to Physical Lanes (Register 30.20)


This register offers a programmable option to map physical lanes A, B, C, and D of the TPI to the ASPs. Each ASP must be mapped to each lane.

IEEE Standard Register=30.20

## VSPEC1\_LANE\_ASP\_MAP

### Reset Value

## ASP Mapping to Physical Lanes (Register 30.20)


00E4<sub>H</sub>

Field	Bits	Type	Description
LANE_D	7:6	RW	<b>Map Physical Lane-D to the ASP</b> 00 <sub>B</sub> <b>ASPA</b> Map Physical Lane-D to the ASP-A 01 <sub>B</sub> <b>ASPB</b> Map Physical Lane-D to the ASP-B 10 <sub>B</sub> <b>ASPC</b> Map Physical Lane-D to the ASP-C 11 <sub>B</sub> <b>ASPD</b> Map Physical Lane-D to the ASP-D
LANE_C	5:4	RW	<b>Map Physical Lane-C to the ASP</b> 00 <sub>B</sub> <b>ASPA</b> Map Physical Lane-C to the ASP-A 01 <sub>B</sub> <b>ASPB</b> Map Physical Lane-C to the ASP-B 10 <sub>B</sub> <b>ASPC</b> Map Physical Lane-C to the ASP-C 11 <sub>B</sub> <b>ASPD</b> Map Physical Lane-C to the ASP-D
LANE_B	3:2	RW	<b>Map Physical Lane-B to the ASP</b> 00 <sub>B</sub> <b>ASPA</b> Map Physical Lane-B to the ASP-A 01 <sub>B</sub> <b>ASPB</b> Map Physical Lane-B to the ASP-B 10 <sub>B</sub> <b>ASPC</b> Map Physical Lane-B to the ASP-C 11 <sub>B</sub> <b>ASPD</b> Map Physical Lane-B to the ASP-D
LANE_A	1:0	RW	<b>Map Physical Lane-A to the ASP</b> 00 <sub>B</sub> <b>ASPA</b> Map Physical Lane-A to the ASP-A 01 <sub>B</sub> <b>ASPB</b> Map Physical Lane-A to the ASP-B 10 <sub>B</sub> <b>ASPC</b> Map Physical Lane-A to the ASP-C 11 <sub>B</sub> <b>ASPD</b> Map Physical Lane-A to the ASP-D

**Time to Enter Low Power (Register 30.21)**

Programmable option to delay the time taken to enter low power mode.  
IEEE Standard Register=30.21

**VSPEC1\_LOW\_POWER\_ENTRY\_TIME** **Reset Value**  
**0001<sub>H</sub>**  
**Time to Enter Low Power (Register 30.21)**



Field	Bits	Type	Description
LPE_TIM	4:0	RW	<b>Low Power Entry Time</b> This is the time taken from detection of no activity on the line to the low power completion. The granularity is 4 seconds and adds 2.4 seconds to 5.6 seconds on to the initial time.

**Fast Retrain Control and Status (Register 30.22)**

This register supports fast retrain (FR) as follows:

1. Configures the FR capability (IEEE, CISCO(THPBYP,TXDIS,EXT) [11]).
2. Records the link partner FR capability.
3. Reports the FW resolution of the FR capability.
4. Defines the maximum allowed number of times to try FR before performing a full link down.

IEEE Standard Register=30.22

**VSPEC1\_FRCTL**
**Reset Value**
**Fast Retrain Control and Status (Register 30.22)**
**0000<sub>H</sub>**

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MAX_FR_*	STAT_IE*	STAT_CI*	STAT_TH*	STAT_TX*	STAT_EXT	LP_IEEE	LP_CISCO	LP_THPB*	LP_TXDIS	LP_EXT	CAP_III	CAP_CIS*	CAP_THP*	CAP_TXD*	CAP_EXT
RW	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RW	RW	RW	RW	RW

Field	Bits	Type	Description
MAX_FR_RETRY	15	RW	<b>Maximum Number of FR Retries Before Taking Linking Down</b> 0 <sub>B</sub> <b>DISABLE</b> Maximum number of retries limited to 4. 1 <sub>B</sub> <b>ENABLE</b> Maximum number of retries limited to 8.
STAT_IEEE	14	RO	<b>Resolved for IEEE FR</b> 0 <sub>B</sub> <b>DISABLE</b> Resolved to no IEEE FR. 1 <sub>B</sub> <b>ENABLE</b> Resolved to IEEE FR.
STAT_CISCO	13	RO	<b>Resolved for CISCO FR</b> 0 <sub>B</sub> <b>DISABLE</b> Resolved to no CISCO FR 1 <sub>B</sub> <b>ENABLE</b> Resolved to CISCO FR
STAT_THPBYP	12	RO	<b>Resolved Status THP BYP during COEF_EXCH for Either CISCO FR or IEEE FR</b> 0 <sub>B</sub> <b>DISABLE</b> Resolved that THP is not BYP for either CISCO FR or IEEE FR 1 <sub>B</sub> <b>ENABLE</b> Resolved that THP is BYP during COEF EXCH for either CISCO FR or IEEE FR
STAT_TXDIS	11	RO	<b>Resolved Status for CISCO FR with TX DISABLE</b> 0 <sub>B</sub> <b>DISABLE</b> Resolved that CISCO FR is not followed by TX DISABLE after link fail signaling 1 <sub>B</sub> <b>ENABLE</b> Resolved that CISCO FR is followed by TX DISABLE after link fail signaling
STAT_EXT	10	RO	<b>Resolved Status for CISCO Extended FR Timing</b> 0 <sub>B</sub> <b>DISABLE</b> Resolved for no CISCO FR with extended timing 1 <sub>B</sub> <b>ENABLE</b> Resolved for CISCO FR with extended timing
LP_IEEE	9	RO	<b>LP Request for IEEE FR</b> 0 <sub>B</sub> <b>DISABLE</b> No advertise for IEEE FR 1 <sub>B</sub> <b>ENABLE</b> Advertise capable of doing IEEE FR

Field	Bits	Type	Description (cont'd)
LP_CISCO	8	RO	<b>LP Request for CISCO FR</b> 0 <sub>B</sub> <b>DISABLE</b> No advertise for CISCO FR 1 <sub>B</sub> <b>ENABLE</b> Advertise capable of doing CISCO FR
LP_THPBYP	7	RO	<b>LP Request for THP BYP During COEF_EXCH for Either CISCO FR or IEEE FR</b> 0 <sub>B</sub> <b>DISABLE</b> No request for THP BYP for either CISCO FR or IEEE FR 1 <sub>B</sub> <b>ENABLE</b> Request for THP BYP during COEF EXCH for either CISCO FR or IEEE FR
LP_TXDIS	6	RO	<b>LP Request for CISCO FR with TX DISABLE</b> 0 <sub>B</sub> <b>DISABLE</b> No request that CISCO FR is followed by TX DISABLE after link fail signaling 1 <sub>B</sub> <b>ENABLE</b> Request that CISCO FR is followed by TX DISABLE after link fail signaling
LP_EXT	5	RO	<b>LP Request for CISCO Extended FR Timing</b> 0 <sub>B</sub> <b>DISABLE</b> No request for CISCO FR with extended timing 1 <sub>B</sub> <b>ENABLE</b> Request for CISCO FR with extended timing
CAP_IEEE	4	RW	<b>Request for IEEE FR</b> 0 <sub>B</sub> <b>DISABLE</b> No advertise for IEEE FR 1 <sub>B</sub> <b>ENABLE</b> Advertise capable of doing IEEE FR
CAP_CISCO	3	RW	<b>Capable of Advertising CISCO FR</b> 0 <sub>B</sub> <b>DISABLE</b> No advertise for CISCO FR 1 <sub>B</sub> <b>ENABLE</b> Advertise capable of doing CISCO FR
CAP_THPBYP	2	RW	<b>Request LP for THP BYP during COEF_EXCH for Both CISCO FR and IEEE FR</b> 0 <sub>B</sub> <b>DISABLE</b> No request to LP for THP BYP for either CISCO FR or IEEE FR 1 <sub>B</sub> <b>ENABLE</b> Request LP for THP BYP during COEF EXCH for either CISCO FR or IEEE FR
CAP_TXDIS	1	RW	<b>Request for CISCO FR with TX DISABLE</b> 0 <sub>B</sub> <b>DISABLE</b> No request for CISCO FR with TX DISABLE after link fail signaling 1 <sub>B</sub> <b>ENABLE</b> Advertise request that CISCO FR is followed by TX DISABLE after link fail signaling
CAP_EXT	0	RW	<b>Request for CISCO Extended FR Timing</b> 0 <sub>B</sub> <b>DISABLE</b> No request for CISCO FR with extended timing 1 <sub>B</sub> <b>ENABLE</b> Advertise request for CISCO FR with extended timing

## 6.5 Vendor Specific 2 Device Registers

This register file contains the GPHY-specific registers for MMD=31 (decimal).

**Table 34 Registers Overview- Vendor Specific 2 Device Registers**

Register Short Name	Register Long Name	Reset Value
<a href="#">VPSPEC2_WOL_CTL</a>	WoL Control Register (Register 31.3590)	0000 <sub>H</sub>
<a href="#">VPSPEC2_WOL_AD01</a>	WoL Address Byte 0 and 1 (Register 31.3592)	0000 <sub>H</sub>
<a href="#">VPSPEC2_WOL_AD23</a>	WoL Address Byte 2 and 3 (Register 31.3593)	0000 <sub>H</sub>
<a href="#">VPSPEC2_WOL_AD45</a>	WoL Address Byte 4 and 5 (Register 31.3594)	0000 <sub>H</sub>
<a href="#">VPSPEC2_WOL_PW01</a>	WoL SecureON Password Byte 0 (Register 31.3595)	0000 <sub>H</sub>
<a href="#">VPSPEC2_WOL_PW23</a>	WoL SecureON Password Byte 2 and 3 (Register 31.3596)	0000 <sub>H</sub>
<a href="#">VPSPEC2_WOL_PW45</a>	WoL SecureON Password Byte 4 and 5 (Register 31.3597)	0000 <sub>H</sub>



### Wake-on-LAN Address Byte 0 and 1 (Register 31.3592)

Wake-on-LAN Address Byte 0 and 1. Redirected to PCS\_PDI\_WOL\_AD01.


IEEE Standard Register=31.3592

### VPSPEC2\_WOL\_AD01

Reset Value

### Wake-on-LAN Address Byte 0 and 1 (Register 31.3592)

0000<sub>H</sub>



Field	Bits	Type	Description
AD1	15:8	RW	<b>Address Byte 1</b> Defines byte 1 of the WoL-designated MAC address to which the PHY is sensitive.
AD0	7:0	RW	<b>Address Byte 0</b> Defines byte 0 of the WoL-designated MAC address to which the PHY is sensitive.

### Wake-on-LAN Address Byte 2 and 3 (Register 31.3593)

Wake-on-LAN Address Byte 2 and 3. Redirected to PCS\_PDI\_WOL\_AD23.


IEEE Standard Register=31.3593

### VPSPEC2\_WOL\_AD23

Reset Value

### Wake-on-LAN Address Byte 2 and 3 (Register 31.3593)

0000<sub>H</sub>



Field	Bits	Type	Description
AD3	15:8	RW	<b>Address Byte 3</b> Defines byte 3 of the WoL-designated MAC address to which the PHY is sensitive.
AD2	7:0	RW	<b>Address Byte 2</b> Defines byte 2 of the WoL-designated MAC address to which the PHY is sensitive.

### Wake-on-LAN Address Byte 4 and 5 (Register 31.3594)

Wake-on-LAN Address Byte 4 and 5. Redirected to PCS\_PDI\_WOL\_AD45.


IEEE Standard Register=31.3594

### VPSPEC2\_WOL\_AD45

Reset Value

### Wake-on-LAN Address Byte 4 and 5 (Register 31.3594)

0000<sub>H</sub>



Field	Bits	Type	Description
AD5	15:8	RW	<b>Address Byte 5</b> Defines byte 5 of the WoL-designated MAC address to which the PHY is sensitive.
AD4	7:0	RW	<b>Address Byte 4</b> Defines byte 4 of the WoL-designated MAC address to which the PHY is sensitive.

### Wake-on-LAN SecureON Password Byte 0 (Register 31.3595)

Wake-on-LAN SecureON Password Byte 0. Redirected to PCS\_PDI\_WOL\_PWD01.


IEEE Standard Register=31.3595

### VPSPEC2\_WOL\_PW01

Reset Value

### Wake-on-LAN SecureON Password Byte 0 (Register 31.3595)

0000<sub>H</sub>



Field	Bits	Type	Description
PW1	15:8	RW	<b>SecureON Password Byte 1</b> Defines byte 1 of the WoL-designated SecureON password to which the PHY is sensitive.
PW0	7:0	RW	<b>SecureON Password Byte 0</b> Defines byte 0 of the WoL-designated SecureON password to which the PHY is sensitive.

### Wake-on-LAN SecureON Password Byte 2 and 3 (Register 31.3596)

Wake-on-LAN SecureON Password Byte 2 and 3. Redirected to PCS\_PDI\_WOL\_PWD23.


IEEE Standard Register=31.3596

### VPSPEC2\_WOL\_PW23

Reset Value

### Wake-on-LAN SecureON Password Byte 2 and 3 (Register 31.3596)

0000<sub>H</sub>



Field	Bits	Type	Description
PW3	15:8	RW	<b>SecureON Password Byte 3</b> Defines byte 3 of the WoL-designated SecureON password to which the PHY is sensitive.
PW2	7:0	RW	<b>SecureON Password Byte 2</b> Defines byte 2 of the WoL-designated SecureON password to which the PHY is sensitive.

### Wake-on-LAN SecureON Password Byte 4 and 5 (Register 31.3597)

Wake-on-LAN SecureON Password Byte 4 and 5. Redirected to PCS\_PDI\_WOL\_PWD45.


IEEE Standard Register=31.3597

### VPSPEC2\_WOL\_PW45

Reset Value

### Wake-on-LAN SecureON Password Byte 4 and 5 (Register 31.3597)

0000<sub>H</sub>



Field	Bits	Type	Description
PW5	15:8	RW	<b>SecureON Password Byte 5</b> Defines byte 5 of the WoL-designated SecureON password to which the PHY is sensitive.
PW4	7:0	RW	<b>SecureON Password Byte 4</b> Defines byte 4 of the WoL-designated SecureON password to which the PHY is sensitive.

## 7 Electrical Characteristics

This chapter provides the electrical characteristics for the MxL86282.

**Attention:** *This document contains preliminary information and is not released.*

*Technical specifications are subject to change without notice.*

*Ending Validity Date: 2024-04-26 or with the official document release*

### 7.1 Absolute Maximum Ratings

**Table 35** shows the absolute maximum ratings for the MxL86282.

**Table 35 Absolute Maximum Ratings**

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Storage Temperature Limits	$T_{STG}$	-55.0	—	125.0	°C	—
Soldering Temperature	$T_{SOL}$	—	—	260.0	°C	Compliance with lead free re-flow soldering profile as J-STD-020D
Moisture Level 3 Temperature Limits	$T_{ML3}$	—	—	260.0	°C	According to IPS J-STD 020
Absolute Junction Temperature	$T_{JABS}$	-40.0	—	125	°C	The thermal solution must ensure that $T_J$ never exceeds $T_{JABS}$ maximum. The chip resets the device when $T_J > T_{JABS}$ maximum to prevent any damage to occur.
DC Voltage Limits on VDD3V3PAD1, VDD3V3PAD2 Pins	$V_{DDP3V3}$	-0.5	—	+3.63	V	Generic ball $V_{HIGH}$ supply
DC Voltage Limits on VDDP_PAD Pins when Ball K4 Pin Strap PS_MDIO_VOLTAGE is HIGH	$V_{DDP}$	-0.5	—	+3.63	V	Multi voltage ball $V_{HIGH}$ supply
DC Voltage Limits on VDDP_PAD Pins when Ball K4 Pin Strap PS_MDIO_VOLTAGE is LOW	$V_{DDP}$	-0.5	—	+1.98	V	Multi voltage ball supply. 1.8 V supply dedicated to MDIO pins in lower mode
DC Voltage Limits on VDDA3V3_0, VDDA3V3_1, VDDA3V3_2, VDDA3V3_3, VDDA3V3_4, VDDA3V3_5, VDDA3V3_6, and VDDA3V3_7 Pins	$V_{DDA3V3}$	-0.5	—	+3.63	V	Chip analog $V_{HIGH}$ supply
DC Voltage Limits on VDDA1V8_0, VDDA1V8_1 Pins	$V_{DDA1V8}$	-0.5	—	+1.98	V	Chip analog supply

**Electrical Characteristics**
**Table 35 Absolute Maximum Ratings (cont'd)**

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
DC Voltage Limits on VDDA1V8PORXO, VDDA1V8_PVT, VCC1V8_OTP, and VDDA1V8_C ML Pins	$V_{\text{DDA1V8PORXO}}$ $V_{\text{DDA1V8PVT}}$ $V_{\text{CC1V8OTP}}$ $V_{\text{DDA1V8CML}}$	-0.5	—	+1.98	V	Chip clocking supply
DC Voltage Limits on VPHA1V8_0, VPHA1V8_1, and VDDA1V8_PLL Pins	$V_{\text{PH}}$ $V_{\text{DDA1V8PLL}}$	-0.5	—	+1.98	V	USXGMII, LJ PLL $V_{\text{HIGH}}$ supply
DC Voltage Limits on VDDA1V2CDB0, VDDA1V2CDB1 Pins	$V_{\text{DDA1V2CDB}}$	-0.5	—	+1.32	V	Chip analog supply
DC Voltage Limits on VDDA0V8_0, VDDA0V8_1, VDDD0V8REF, VDDD0V8POST, and VDDA0V8_CML Pins	$V_{\text{DDA0V8}}$ $V_{\text{DDD0V8PLL}}$ $V_{\text{DDA0V8CML}}$	-0.5	—	+0.88	V	Chip analog $V_{\text{LOW}}$ supply, LJ PLL $V_{\text{LOW}}$ supply
DC Voltage Limits on VDDD0V8_COR Pins	$V_{\text{DD}}$	-0.5	—	+0.88	V	Chip core supply
DC Voltage Limits on VA0V8_0, VA0V8_1 Pins	$V_{\text{P}}$	-0.5	—	+0.88	V	USXGMII $V_{\text{LOW}}$ supply
DC Voltage Limits on Any Other Pins <sup>1)</sup> with Respect to Ground	$V_{\text{DC}}$	-0.5	—	$V_{\text{DDP3V3}} + 0.5$	V	Unless specified otherwise
XTAL1 Input Voltage	$V_{\text{XTAL1}}$	-0.30	—	2.0	V	—
ESD HBM Robustness	$V_{\text{ESD,HBM}}$	—	—	1000.0	V	According to ANSI/ESDA/JEDEC JS-001-2014
ESD CDM Robustness	$V_{\text{ESD,CDM}}$	—	—	250.0	V	According to ANSI/ESDA/JEDEC JS-002-2014

1) Any pin that is not a supply pin out of one of the domains:  $V_{\text{DDP}}$ ,  $V_{\text{PH}}$ ,  $V_{\text{P}}$ ,  $V_{\text{DDA3V3}}$ ,  $V_{\text{DDA1V8PORXO}}$ ,  $V_{\text{DDA1V2CDB}}$ ,  $V_{\text{DDA0V8}}$ ,  $V_{\text{DD}}$ , and  $V_{\text{DDA1V8}}$ .

**Attention: Stresses above the maximum values listed in this table may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Maximum ratings are absolute ratings; exceeding only one of these values may cause irreversible damage to the device.**

## 7.2 Operating Range

**Table 36** defines the limit values of voltages and temperature which may be applied to guarantee proper operation of the MxL86282.

**Table 36 Operating Range**

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Ambient Temperature under Bias	$T_A$	0	–	70	°C	The thermal design must ensure that the maximum junction temperature is not exceeded. The use of a heat sink may be suitable.
Junction Temperature	$T_j$	–	–	110.0	°C	Thermal solution must ensure that $T_j$ remains within operating range and never exceeds maximum absolute ratings ( $T_{JABS}$ ).
Generic Pin Supply Voltage	$V_{DDP3V3}$	3.14	3.30	3.46	V	Generic pin $V_{HIGH}$ supply
Multi Voltage Pin Supply Voltage for MDIO Signals when Ball K4 Pin Strap PS_MDIO_VOLTAGE is HIGH	$V_{DDP}$	3.14	3.30	3.46	V	Multi voltage pin $V_{HIGH}$ supply
Multi Voltage Pin Supply Voltage for MDIO Signals when Ball K4 Pin Strap PS_MDIO_VOLTAGE is LOW	$V_{DDP}$	1.71	1.80	1.89	V	Multi voltage pin supply. 1.8 V supply dedicated to MDIO pins in lower mode
Analog High Supply Voltage	$V_{DDA3V3}$	3.14	3.30	3.46	V	Chip analog $V_{HIGH}$ supply
XO Supply Voltage	$V_{DDA1V8POR}$ XO	1.71	1.80	1.89	V	Chip clocking $V_{HIGH}$ supply
Analog Medium Supply Voltage	$V_{DDA1V8}$	1.71	1.80	1.89	V	Chip analog $V_{MED}$ supply
CDB Supply Voltage	$V_{DDA1V2CDB}$	1.14	1.20	1.26	V	Chip analog supply
USXGMII High Supply Voltage	$V_{PH}$	1.71	1.80	1.89	V	USXGMII $V_{HIGH}$ supply
LJ PLL High Supply Voltage	$V_{DDA1V8PLL}$	1.71	1.80	1.89	V	LJ PLL $V_{HIGH}$ supply
Analog Low Supply Voltage	$V_{DDA0V8}$	0.76	0.8	0.84	V	Chip analog $V_{LOW}$ supply
LJ PLL Low Supply Voltage	$V_{DDD0V8PLL}$	0.76	0.8	0.84	V	LJ PLL $V_{LOW}$ supply
Chip Core Supply Voltage	$V_{DD}$	0.76	0.8	0.84	V	Chip core supply
USXGMII Low Supply Voltage	$V_P$	0.76	0.8	0.84	V	USXGMII $V_{LOW}$ supply
Ground	$V_{SS}$	0.00	0.00	0.00	V	–

**Attention: Operations above the maximum values listed here for extended periods may adversely affect long-term reliability of the device.**

### 7.3 Typical Power Consumption

**Table 37** list the typical power consumption for different modes. Typical power is the power consumed by a nominal process device, nominal supply voltages, at 25°C ambient temperature and a CAT5e link segment.

The conditions for Link-up are full speed and bidirectional, full duplex traffic on all 8 ports. There are 10G links on both SerDes, and the switch operates at 40 Gbps wirespeed with 10 ports.

**Attention: All power parameters specified in this release of the document may be updated after chip characterization is completed.**

**Table 37 Typical Power Consumption**

	3.3 V $V_{\text{HIGH}}$ Domain Current	1.8 V Domain Current	1.2 V Domain Current	0.8 V $V_{\text{LOW}}$ Domain Current	0.8 V $V_{\text{P}}$ Domain Current	Chip Power
Unit	mA	mA	mA	mA	mA	W
2500BASE-T Link-up, 100 m Cable	404	160	460	3652	130	5.2
2500BASE-T Link-up, 30 m Cable	388	163	460	3017	130	4.6
2500BASE-T EEE	289	126	131	1597	126	2.7
1000BASE-T Link-up, 100 m Cable	369	160	460	1801	125	3.6
1000BASE-T EEE	60	141	135	891	124	1.4
100BASE-TX Link-up, 100 m Cable	126	148	120	1034	126	1.8
100BASE-TX EEE	60	148	120	646	124	1.2
10BASE-Te Link-up, 100 m Cable	60	148	68	646	124	1.2
Cable Unplugged - ANEG	60	148	68	646	124	1.2
Cable Unplugged - Low Power	41	146	23	405	126	0.9
Reset	11	45	5	69	5	0.2

### 7.4 Maximum Thermal Design Power

**Table 38** lists the maximum Thermal Design Power (TDP). The TDP is the power consumption for a full traffic load and worst-case process, supply voltage, cable, and temperature conditions. This value is relevant to design the thermal solution.

**Table 38 Maximum Power Consumption**

	Maximum Power
Unit	W
Maximum Chip Power at Maximum Operating Range	6.7

*Note: With a properly designed thermal solution (heat sink), it is unlikely that  $T_j$  exceeds the maximum operating junction temperature. An excess is reported in the MDIO register VSPEC1\_TEMP\_STA and the STA can initiate a renegotiation to a lower link rate to get  $T_j$  back into the operating temperature range if ADS is disabled.*

### 7.5 Maximum Current

**Table 39** provides the maximum current to dimension the power supply. It is the maximum current consumption per rail for a full traffic load and worst-case process, supply voltage and temperature conditions that may occur in any operating state of the device. The maximum current can be higher than the steady state current, for instance in training phases of the internal filters.

Electrical Characteristics

**Table 39** Maximum Current Per Rail

3.3 V Domain Current	1.8 V Domain Current	1.2 V Domain Current	0.8 V V <sub>LOW</sub> Domain Current	0.8 V V <sub>P</sub> Domain Current
mA	mA	mA	mA	mA
450	180	520	6500	200

## 7.6 DC Characteristics

These sections document the DC characteristics of the MxL86282 external interfaces.

### 7.6.1 Digital Interfaces

This section defines the DC characteristics of the GPIO interface as follows:

- General Purpose IO
- MDIO
- QSPI
- UART
- I<sup>2</sup>C
- Interrupts
- Clock Input and Outputs
- LED
- JTAG

**Table 40** summarizes the DC characteristics for  $V_{DDP} = 3.3\text{ V}$ .

**Table 40 DC Characteristics of the GPIO Interfaces ( $V_{DDP} = 3.3\text{ V}$ )**

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Input High Voltage	$V_{IH}$	$0.7 \cdot V_{DDP}$	—	$V_{DDP} + 0.3$	V	—
Input Low Voltage	$V_{IL}$	−0.3	—	$0.3 \cdot V_{DDP}$	V	—
Output High Voltage	$V_{OH}$	$V_{DDP} - 0.4$	—	—	V	$I_{OH} = 2, 4, 8, 12\text{ mA}$
Output Low Voltage	$V_{OL}$	—	—	0.4	V	$I_{OL} = 2, 4, 8, 12\text{ mA}$

**Table 41** summarizes the DC characteristics for  $V_{DDP} = 1.8\text{ V}$ .

**Table 41 DC Characteristics of the GPIO Interfaces ( $V_{DDP} = 1.8\text{ V}$ )**

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Input High Voltage	$V_{IH}$	$0.65 \cdot V_{DDP}$	—	$V_{DDP} + 0.3$	V	—
Input Low Voltage	$V_{IL}$	−0.3	—	$0.35 \cdot V_{DDP}$	V	—
Output High Voltage	$V_{OH}$	$V_{DDP} - 0.4$	—	—	V	$I_{OH} = 2, 4, 8, 12\text{ mA}$
Output Low Voltage	$V_{OL}$	—	—	0.4	V	$I_{OL} = 2, 4, 8, 12\text{ mA}$

### 7.6.2 Twisted Pair Interface

The TPI conforms to the specifications of 10BASE-Te (Clause 14), 100BASE-TX (Clause 25), 1000BASE-T (Clause 40), and 2.5GBASE-T (Clause 126) given in IEEE 802.3, and ANSI X3.263-1995.

### 7.6.3 Built-in Temperature Sensor

**Table 42** provides the parameters of the integrated temperature sensor.

**Table 42 Temperature Sensor Characteristics**

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Temperature Range	T <sub>range</sub>	-40		125	°C	The thermal mitigation measures must ensure that T <sub>j</sub> remains within the operating range. When T <sub>j</sub> exceeds the maximum ratings, the device performs a self-reset to prevent damage, and the next ANEG is re-started advertising a lower speed.
Resolution		–	12	–	bits	–
Accuracy		-3	–	+3	°C	Without calibration

## 7.7 AC Characteristics

The AC characteristics of the external interfaces are specified under these operating conditions:


$$T_A = 0 \text{ to } 70^\circ\text{C}$$

$$V_{DDP} = 3.3 \text{ V} \pm 5\%$$

$$V_{SS} = 0 \text{ V}$$

The timing measurements are made at minimum  $V_{IH}$  for a logical 1 and at maximum  $V_{IL}$  for a logical 0. See [Table 40](#) and [Table 41](#) for more details.

[Figure 17](#) shows the AC testing input/output waveforms. The load capacitors are according to the specific interface standard. All non-specified interfaces use 30 pF as assumed loading.



**Figure 17** Input/Output Waveform for AC Tests

### 7.7.1 Power Up Sequence

All  $V_{HIGH}$ ,  $V_{PH}$ ,  $V_{DDA}$ ,  $V_P$ , and  $V_{LOW}$  are supplied externally.

In this section, for the sake of simplicity:

- All 3.3 V supplies are represented as  $V_{HIGH}$ .
- All 1.8 V supplies are represented as  $V_{PH}$ .
- All 1.2 V supplies are represented as  $V_{DDA}$ .
- The 0.8 V analog supply of SerDes is represented as  $V_P$ .
- The rest of the 0.8 V supplies are represented as  $V_{LOW}$ .

All the supply domains  $V_{HIGH}$ ,  $V_{PH}$ ,  $V_{DDA}$ ,  $V_P$ , and  $V_{LOW}$ , and the input reference clock must be stabilized before releasing the reset HRSTN.

There is no known voltage rail power up sequence except that  $V_{HIGH}$  must be ramped up and stable before  $V_{PH}$  is ramped up,  $V_{LOW}$  must be ramped up and stable before  $V_P$  is ramped up, and  $V_{LOW}$  must be ramped up and stable before  $V_{PH}$  is ramped up. It is recommended to follow the relevant DVT Evaluation Report [\[3\]](#) on the power circuitry.

The MxL86282 supports an asynchronous hardware reset HRSTN. [Table 43](#) lists the timing requirements of the power supply pins. The timings refer to the signal sequence waveforms depicted in [Figure 18](#).

When PS\_MDIO\_VOLTAGE is low,  $V_{DDP}$  is treated as  $V_{PH}$ .

When PS\_MDIO\_VOLTAGE is high,  $V_{DDP}$  is treated as  $V_{HIGH}$ .




Figure 18 Timing Diagram for the Reset Sequence

Table 43 Power Supply Timings

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Delay between $V_{HIGH}$ and $V_{PH}$ Domains Voltage Ramp Up	$t_{vh\_vph}$	50	-	-	us	The $V_{PH}$ voltage must never be higher than $V_{HIGH}$ voltage
Delay between $V_{LOW}$ and $V_P$ Domains Voltage Ramp Up	$t_{vl\_vp}$	1	-	-	μs	The $V_P$ voltage must never be power up before $V_{LOW}$ voltage.
Delay between $V_{LOW}$ and $V_{PH}$ Domains Voltage Ramp Up	$t_{vl\_vph}$	50	-	-	μs	The $V_{PH}$ voltage must never be power up before $V_{LOW}$ voltage.
Reset Time after all Voltage Domains are Stabilized	$t_{reset}$	100	—	—	ns	HRSTN must be released after the power supplies stabilized.

## 7.7.2 Input Clock

**Table 44** lists the input clock requirements when not using a crystal, for example when an external reference clock is injected into the XTAL1 pin of the MxL86282, such as nominal frequency, frequency deviation, duty cycle, and signal characteristics. When a crystal is applied to generate the reference clock using the integrated XO, the clock requirements stated here are explicitly met as long as the specification for the crystal is satisfied.

**Table 44 AC Characteristics of Input Clock on XTAL1 Pin**

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Frequency with 25 MHz Input	$f_{clk25}$	–	25.0	–	MHz	–
Frequency with 50 MHz Input	$f_{clk50}$	–	50.0	–	MHz	–
Frequency Deviation <sup>1)</sup>		-50.0	–	+50.0	ppm	–
Duty Cycle		40.0	50.0	60.0	%	–
Rise/Fall Times with 25 MHz Input		–	–	10.0	ns	25 MHz
Rise/Fall Times with 50 MHz Input		–	–	5.0	ns	50 MHz
Input Long Term Jitter (Jrms)		–	–	2.0	ps	1 kHz to 10 MHz
Input Voltage Swing		300.0	–	–	mV	Peak to Peak value
Input Voltage		0	–	1.8	V	–

1) Including the frequency stability tolerance due to temperature, and aging effects over the product lifetime.

## 7.7.3 Power Supply Rail Requirements


**Table 45** lists the required characteristics of the power supplies. The definitions of the power supply rails are the same as that described in [Section 7.7.1](#).

**Table 45 AC Characteristics of the Power Supply**

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Power Supply Ripple on $V_P$	$R_{VP}$	–	–	40.0	mV	Peak to Peak value Refer to <a href="#">Figure 19</a> .
Power Supply Ripple on $V_{LOW}$	$R_{VLOW}$	–	–	40.0	mV	Peak to Peak value
Power Supply Ripple on $V_{DDA}$	$R_{VDDA}$	–	–	50.0	mV	Peak to Peak value
Power Supply Ripple on $V_{HIGH}$	$R_{VHIGH}$	–	–	50.0	mV	Peak to Peak value
Power Supply Ripple on $V_{PH}$	$R_{VPH}$	–	–	50.0	mV	Peak to Peak value Max. 18 mV peak to peak for any noise in 200 kHz to 100 MHz range. Refer to <a href="#">Figure 20</a> .

### 7.7.3.1 $V_P$ AC and DC Power Supply Recommendations

This section contains the  $V_P$  supply power requirements.



**Figure 19 DC and AC Characteristics for  $V_P$  Supply**

#### DC Characteristics


- Operating range: Refer to the range of  $V_P$  in [Table 36](#)
- Frequency range: 0 to 100 kHz
- Recommendations:
  - The overshoot or undershoot of the low-frequency supply caused by the board filter network should be lower than 100 kHz.
  - The overall DC budget should account for the low frequency overshoot/undershoot in addition to the board plus package IR drop.
  - There is a transition zone between 10 kHz and 100 kHz in which it is possible for the supply noise to increase as the frequency decreases at a rate of 20 dB/Dec up to the maximum of the operating range.

#### AC Characteristics

- Max 5% (peak-to-peak) of the DC level for all noise greater than 100 kHz
- Recommendations:
  - A switching supply can be used until the overall noise limits (including, the self noise) are met.

### 7.7.3.2 $V_{PH}$ AC and DC Power Supply Recommendations

This section contains the  $V_{PH}$  supply power requirements.



**Figure 20 DC and AC Characteristics for  $V_{PH}$  Supply**

#### DC Characteristics


- Operating range: Refer to the range of  $V_{PH}$  in [Table 36](#)
- Frequency range: 0 to 100 kHz
- Recommendations:
  - The overshoot or undershoot of the low-frequency supply caused by the board filter network should be lower than 100 kHz.
  - The overall DC budget should account for the low frequency overshoot/undershoot in addition to the board plus package IR drop.
  - There is a transition zone between 10 kHz and 100 kHz in which it is possible for the supply noise to increase as the frequency decreases at a rate of 20 dB/Dec up to the maximum of the operating range.

#### AC Characteristics

- 100 kHz to 200 kHz: A maximum value of 3% ripple (peak-to-peak) of the DC level is allowed for all noise in this region.
- 200 kHz to 100 MHz: A maximum value of 1% ripple (peak-to-peak) of the DC level is allowed in this region.
- 100 MHz and above: A maximum value of 3% ripple (peak-to-peak) of the DC level is allowed for all noise in this region.
- Recommendations:
  - Use an LDO as a switching supply.
  - When using a switching power supply for  $V_{PH}$ , ensure that the 200 kHz to 100 MHz ripple requirements are met. Switching power supplies' tone and harmonics typically occur in this region.
  - Do not share this power rail directly with any other noisy circuitry.
  - Follow the relevant DVT Evaluation Report [\[3\]](#) on the power circuitry.

### 7.7.4 MDIO Slave Interface

**Figure 21** shows a timing diagram of the MDIO slave interface for a clock cycle in the read, write, and turnaround mode, respectively. The timing measures are annotated. **Table 46** summarizes the defined absolute values.



**Figure 21** Timing Diagram for the MDIO Slave Interface

**Table 46** Timing Characteristics of the MDIO Slave Interface


Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
MDC High Time	$t_{CH}$	10.0	—	—	ns	Given timings are all subject to the MDC at the pin of the MxL86282.
MDC Low Time	$t_{CL}$	10.0	—	—	ns	
MDC Clock Period	$t_{CP}$	40.0	400.0	—	ns	
MDC Clock Frequency <sup>1)</sup>	$t_{CP}$	—	2.5	25.0	MHz	
MDC Rise Time	$t_R$	—	—	5.0	ns	
MDC Fall Time	$t_F$	—	—	5.0	ns	
MDIO Input Setup Time Subject to $\uparrow$ MDC	$t_S$	10.0	—	—	ns	MxL86282 Receive
MDIO Input Hold Time Subject to $\uparrow$ MDC	$t_H$	10.0	—	—	ns	MxL86282 Receive
MDIO Output Delay Time Subject to $\uparrow$ MDC	$t_D$	0.0	—	10	ns	MxL86282 Transmit
Standard at 2.5 MHz						
MDIO Output Delay Subject to $\uparrow$ MDC	$t_D$	0.0	—	300.0	ns	PHY Transmit

1) MDC clock supports range of frequencies, up to 25 MHz. Default/typical frequency is 2.5 MHz.

### 7.7.5 MDIO Master Interface

**Figure 22** shows the timing diagram of the MDIO master interface for a clock cycle in the read-, write- and turnaround-mode, respectively. The timing measures are annotated. **Table 47** summarizes the defined absolute values.

**Attention:** All timing parameters specified in this release of the document may be updated after finished chip characterization.



**Figure 22** Timing Diagram for the MDIO Master Interface

**Table 47** Timing Characteristics of the MDIO Master Interface

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
MDC High Time	$t_{CH}$	5.0	–	–	ns	Given timings are all subject to the MDC at the pin of the MxL86282.
MDC Low Time	$t_{CL}$	5.0	–	–	ns	
MDC Clock Period	$t_{CP}$	20.0	400.0	–	ns	
MDC Clock Frequency <sup>1)</sup>	$t_{CP}$	–	2.5	50.0	MHz	
MDC Rise Time	$t_R$	–	–	2.5	ns	
MDC Fall Time	$t_F$	–	–	2.5	ns	
MDIO Input Setup Time Subject to - MDC	$t_S$	8.0	–	–	ns	MAC receive
MDIO Input Hold Time Subject to - MDC	$t_H$	0.0	–	–	ns	MAC receive
MDIO Output Setup Time Subject to - MDC	$t_S$	7.0	–	–	ns	MAC transmit
MDIO Output Hold Time Subject to - MDC	$t_H$	7.0	–	–	ns	MAC transmit
<b>Standard</b>						
MDIO Output Delay Subject to - MDC	$t_D$	0.0	–	300.0	ns	PHY transmit
MDIO Output Setup Time Subject to - MDC	$t_S$	10.0	–	–	ns	MAC transmit
MDIO Output Hold Time Subject to - MDC	$t_H$	10.0	–	–	ns	MAC transmit

1) MDC clock supports range of frequencies, up to 50 MHz. Default/typical frequency is 2.5 MHz.

### 7.7.6 Quad Serial Peripheral Interface (QSPI)

Figure 23 shows the QSPI master timing.




Figure 23 QSPI Master Interface Timing

Table 48 QSPI Interface Timing Parameters

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Master Mode						
TX Data Output Hold	$T_{oh}$	5%	–	–	Tclk	For Tclk = 20 ns
Tx Data Output Delay	$T_{ov}$	0	–	50%	Tclk	For Tclk = 20 ns
Rx Data Input Setup time	$T_{is}$	35%	–	–	Tclk	For Tclk = 20 ns
Rx Data Hold Time	$T_{ih}$	5%	–	–	Tclk	For Tclk = 20 ns
SPI Clock Period (Master Mode)	$T_{clk}$	10	–	–	ns	Maximum 100 MHz
SPI Clock Rising	$S_7$	0.1	–	–	V/ns	–
SPI Clock Falling	$S_6$	0.1	–	–	V/ns	–

### 7.7.7 I<sup>2</sup>C Interface

Figure 24 shows the I<sup>2</sup>C interface timing.




Figure 24 I<sup>2</sup>C Timing

Table 49 describes the timing values.


**Attention: All timing parameters specified in this release of the document will be updated based on the chip characterization.**

Table 49 I<sup>2</sup>C Timing

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
SCL Frequency	$f_{SCL}$	0	—	100	kHz	—
Setup Time Data to Shift Clock	$t_{SU,DAT}$	250	—	—	ns	—
Hold Time Data to Shift Clock	$t_{HD,DAT}$	0	—	3.45	us	—
Setup Time START to Shift Clock	$t_{SU,STA}$	4700	—	—	ns	—
Hold Time START, STOP to Shift Clock	$t_{HD,STA/STO}$	4.0	—	—	us	—
Low Time	$t_{LOW}$	4700	—	—	ns	—
High Time	$t_{HIGH}$	4000	—	—	ns	—
Rising Time	$t_r$	—	—	1000	ns	—
Falling Time	$t_f$	—	—	300	ns	—
Bus Free Time	$t_{BUF}$	4700	—	—	ns	—

### 7.7.8 JTAG Interface

The JTAG test interface is used for debugging the CPU and boundary scan.



**Figure 25 Test Interface Timing**

[Table 50](#) and [Table 51](#) describe the timing values for the test interface.

**Table 50 Test Interface Clock**

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
TCK Clock Period	$t_C$	100	—	—	ns	—
TCK High Time	$t_{CH}$	40	—	—	ns	—
TCK Low Time	$t_{CL}$	40	—	—	ns	—

**Table 51 JTAG Timing**

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
TMS Setup Time	$t_{MS}$	40	—	—	ns	—
TMS Hold Time	$t_{MH}$	40	—	—	ns	—
TDI Setup Time	$t_{DS}$	40	—	—	ns	—
TDI Hold Time	$t_{DH}$	40	—	—	ns	—
Hold: TRSTN After TCK	$t_{HD}$	10	—	—	ns	—
TDO Valid Delay	$t_{DV}$	—	—	60	ns	—

### 7.7.9 USXGMII Interface Characteristics

This section describes the AC characteristics of the USXGMII interface on the MxL86282.

The USXGMII interface characteristics are described in:

- USXGMII transmit characteristics ([Section 7.7.9.1](#))
- USXGMII receive characteristics ([Section 7.7.9.2](#))

#### 7.7.9.1 USXGMII Transmit Characteristics

[Table 52](#) shows the requirements of the USXGMII interface on the MxL86282.

**Table 52 Transmit Characteristics of the USXGMII**

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Reference Differential Impedance	$Z_d$	—	100	—	$\Omega$	—
Termination Mismatch	$R_M$	—	—	5	%	—
DC Common Mode Voltage	$V_{cm}$	0	—	3.6	V	—
Output Rise and Fall Time	$t_{RH}, t_{FH}$	24 ps	—	—	ps	20%→80%
Output AC Common Mode Voltage	—	—	—	15	mV	mV (RMS)
Differential Output Return Loss <sup>1)</sup>	SDD22	20	—	—	dB	0.05-0.1 GHz
		10	—	—	dB	0.1-7.5 GHz
		—	—	—		7.5-15 GHz
Common Mode Output Return Loss <sup>2)</sup>	SCC22	6	—	—	dB	0.1-15 GHz

1) Return loss given by equation  $SDD22(dB) = 10 - 16.6 \log_{10}(f/7.5)$ , with f in GHz.

2) Common mode reference impedance is 25  $\Omega$  common mode return loss helps absorb reflections and noise for EMI.

#### 7.7.9.2 USXGMII Receive Characteristics

[Table 53](#) shows the requirements of the USXGMII interface on the MxL86282.

**Table 53 Receive Characteristics of the USXGMII**

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Reference Differential Impedance	$Z_d$	—	100	—	$\Omega$	—
Termination Mismatch	$Z_M$	—	—	5	%	—
AC Common Mode Voltage	—	—	—	25	mV	mV (RMS)
Differential Output Return Loss <sup>1)</sup>	SDD11	20	—	—	dB	0.05-0.1 GHz
		10	—	—	dB	0.1-7.5 GHz
		—	—	—		7.5-15 GHz
Common Mode Input Return Loss <sup>2)</sup>	SCC11	6	—	—	dB	0.1-15 GHz
Differential to Common Mode Input Conversion <sup>2)</sup>	SCD11	12	—	—	dB	0.1-15 GHz

1) Return loss given by equation  $SDD11(dB) = 10 - 16.6 \log_{10}(f/7.5)$ , with f in GHz.

2) Common mode reference impedance is 25  $\Omega$ . SCD11 relates to conversion of differential to common mode and the associated generation of EMI.

### 7.7.10 Differential Reference Clock Interface

**Table 54** describes the CML differential reference clock output.

**Table 54 Reference Clock Output Characteristics**

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Reference Clock Frequency	—	-300	—	+300	ppm	—
Clock Rising Edge Rate	$t_{rise}$	0.62	1	2	V/ns	-150mv to 150mv
Clock Falling Edge Rate	$t_{fall}$	0.62	1	2	V/ns	-150mv to 150mv
Peak to Peak Jitter	$t_{ppjitter}$	0.5	1.2	1.7	ps	100mV power noise on 1.8V
Clock Duty Cycle	-	45	50	55	%	—
Output Voltage High	-	0.25	0.4	0.5	V	—
Output Voltage Low	-	0	0.05	0.1	V	—
Differential Output Voltage	-	500	—	900	mV	$2 *  V_{CLKP} - V_{CLKN} $
Termination	-	45	—	60	$\Omega$	—

### 7.7.11 Crystal Specification

The 25 MHz crystal must follow the specification given in [Table 55](#).

**Table 55** Specification of the Crystal

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Frequency with 25 MHz Input	$f_{clk25}$	–	25.0	–	MHz	–
Total Frequency Stability	–	-50	–	+50	ppm	Refers to the sum of all effects: such as general tolerance, aging, and temperature dependency
Series Resonant Resistance	–	–	–	40	$\Omega$	–
Drive Level	–	–	0.1	0.2	mW	–
Load Capacitance	$C_L$	16	–	26	pF	–
Shunt Capacitance	$C_0$	–	–	7	pF	–

## 7.8 External Circuitry

This section specifies the component characteristics of the external circuitry connected to the TPIs of the MxL86282C.

### 7.8.1 Twisted-Pair Common-Mode Rejection and Termination Circuitry

Figure 26 shows the external circuitry necessary to properly terminate the common mode of the TPI.




Figure 26 Twisted Pair Common-Mode Rejection and Termination Circuitry

Table 56 defines the component values and their supported tolerances.


Table 56 Electrical Characteristics for Common-Mode Rejection and Termination Circuitry

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Common-Mode Decoupling Capacitance (Media End)	$C_{CMM}$	800	1000	1200	pF	±15%, 3 kV
Common-Mode Decoupling Capacitance (Chip End)	$C_{CMC}$	80	100	120	nF	±15%, 25 V
Common-Mode Termination Resistance (Media End)	$R_{CMM}$	67.5	75	82.5	Ω	±5%

## 7.8.2 Transformer (Magnetics)

This section specifies the required electrical characteristics of the transformer<sup>1)</sup> devices that are supported. The specifications listed here guarantee proper operation according to IEEE 802.3 [4].

**Figure 27** depicts a typical Gigabit Ethernet capable transformer device.



**Figure 27 Schematic of an Ethernet Transformer Device**

**Table 57** lists the characteristics of the supported transformer devices. These characteristics represent the minimum values for achieving standard performance. Since the transformer significantly impacts the link performance, it is possible to increase the loop reach by selecting transformers with improved parameters.

**Table 57 Electrical Characteristics for Supported Transformers (Magnetics)**

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Turns Ratio	1:tr	0.95	1.00	1.05		±5%
Differential-to-Common-mode Rejection	DCMR	40	–	–	dB	30 MHz
		35	–	–	dB	60 MHz
		30	–	–	dB	100 MHz
Crosstalk Attenuation	CTA	45	–	–	dB	30 MHz
		40	–	–	dB	60 MHz
		35	–	–	dB	100 MHz
Insertion Loss	IL	–	–	1	dB	1 MHz ≤ f ≤ 250 MHz
Return Loss	RL	16	–	–	dB	1 MHz ≤ f ≤ 40 MHz
Return Loss	RL	16-10*log <sub>10</sub> (f/40)	–	–	dB	40 MHz ≤ f ≤ 250 MHz

1) Also often referred to as magnetics.

### 7.8.3 RJ45 Plug

**Table 58** describes the electrical characteristics of the RJ45 plug to be used in conjunction with MxL86282.

**Table 58 Electrical Characteristics for Supported RJ45 Plugs**

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Crosstalk Attenuation	CTA	45	–	–	dB	30 MHz
		40	–	–	dB	60 MHz
		35	–	–	dB	100 MHz
Insertion Loss	IL	–	–	1	dB	1 MHz ≤ f ≤ 250 MHz
Return Loss	RL	16	–	–	dB	1 MHz ≤ f ≤ 40 MHz
Return Loss	RL	16-10*log <sub>10</sub> (f/40)	–	–	dB	40 MHz ≤ f ≤ 250 MHz

## 8 Package Outline

The product is assembled in a PG-FCLBGA-277 package, which complies with regulations requiring lead free material. The following parameters are generated in accordance with JEDEC JESD51 standards [\[11\]](#).

**Table 59 JEDEC Thermal Resistance Package Parameter - Compact 2-R Model Network**

Item	Name/Value
Thermal Resistance - Junction to Case Top	$R_{th, JCTop} = 0.082 \text{ K/W}$
Minimum Thermal Resistance - Junction to 0 mm from package edge on PCB	$R_{minth, Jbottom} = 2.76 \text{ K/W}$
Maximum Thermal Resistance - Junction to 1 mm from package edge on PCB	$R_{maxth, Jbottom} = 3.34 \text{ K/W}$

**Table 60 Stress Force Package Parameter**

Item	Value
Force	1.939 kg
Pressure	1.346528 kg/cm <sup>2</sup>
	19.15207 PSI

Figure 28 shows the mechanical drawings for this package. The dimensions are in millimeters.




Figure 28 PG-FCLBGA-277 12 mm x 12 mm Package Outline

## 9 Product Ordering Information

**Table 61** provides the product ordering information.

**Table 61 Product and Package Naming**

Marketing Part Number	Ordering Part Number	Package	Device Number <sup>1)</sup>	Device Revision Number <sup>2)</sup>	PHY Identifier <sup>3)</sup>
MxL86282C	MXL86282C-ABE-R	PG-FCLBGA-277	0x10	0x8	0x5508

1) LDN field in CL22 and CL45 registers.

2) LDRN field in CL22 and CL45 registers.

3) PHY Identifier 2 register 16-bit value.

*Note: For more information about part numbers, as well as the most up-to-date information and additional information on environmental rating, go to <https://www.maxlinear.com/support/product-change-notification>.*

## Literature References

- [1] Ethernet Switch API Programmer's Guide Rev. 1.0 (in preparation)
- [2] Ethernet Switch Firmware Programmers Guide Rev. 1.0 (in preparation)
- [3] Ethernet Switch MxL86282 EVK HDK DVT Evaluation Report Rev. 1.0 (in preparation)

**Attention: Refer to the latest revisions of the documents.**

## Standards References

- [4] IEEE 802.3-2022: Carrier Sense Multiple Access with Collision Detection (CSMA/CD) Access Method and Physical Layer Specifications, IEEE Computer Society, May 2022  
<https://standards.ieee.org/ieee/802.3/10422/>
- [5] Serial-GMII Specification: Revision 1.8, Cisco Systems, April 2005  
<https://archive.org/details/sgmii>
- [6] JEDEC standard, JESD 51: Methodology for the Thermal Measurement of Component Packages (Single Semiconductor Device), December 1995  
<https://www.jedec.org/standards-documents/docs/jesd-51>
- [7] Universal SXGMII Interface for a Single MultiGigabit Copper Network Port, Revision 2.4, Cisco Systems, July 30<sup>th</sup> 2019
- [8] Cisco USXGMII Multiport Copper PHY Specification, EDCS-1517762, Version 2.15, May 11<sup>th</sup>, 2017
- [9] Cisco USXGMII Single-port Copper PHY Specification, EDCS-1150953, Version 2.4, May 23<sup>rd</sup> 2016
- [10] The I2C-Bus Specification Version 2.1, January 2000
- [11] Negotiated Fast Retrain, Revision 2.0, Cisco Systems, June 10<sup>th</sup>, 2011

## Terminology

### A

ADS	Auto-Downspeed
AFE	Analog Front End
ANEG	Auto-Negotiation
ANSI	American National Standards Institute
ASP	Analog Signal Processing

### B

BW	Bandwidth
----	-----------

### C

Cat 5	Category 5 Cabling
CDB	Clock Distribution Block
CDR	Clock and Data Recovery
CML	Current Mode Logic

### D

DSP	Digital Signal Processing
DWRR	Deficit Weighted Round Robin

### E

EEE	Energy-Efficient Ethernet
EEPROM	Electrically Erasable Programmable ROM
EMI	Electromagnetic Interference
ESD	Electrostatic Discharge

### F

FCA	Flash Configuration Area
FLP	Fast Link Pulse

### G

GMII	Gigabit Media-Independent Interface
GPIO	General Purpose Input/Output

### H

HBM	Human Body Model
-----	------------------

### I

I <sup>2</sup> C	Internally Integrated Circuit Interface (also I2C)
IC	Integrated Circuit
ICV	Integrity Check Value
IEEE	Institute of Electrical and Electronics Engineers

### J

JTAG	Joined Test Action Group
------	--------------------------

### L

LAN	Local Area Network
-----	--------------------

LED	Light Emitting Diode
LJPLL	Low Jitter Phase-Locked Loop
LPI	Low Power Idle
LSB	Least Significant Bit
<b>M</b>	
MAC	Media Access Controller
MDI	Media-Dependent Interface
MDIO	Management Data Input/Output
MDIX	Media-Dependent Interface Crossover
MMD	MDIO Manageable Device
MSB	Most Significant Bit
<b>N</b>	
NLP	Normal Link Pulse
<b>O</b>	
OSI	Open Systems Interconnection
OUI	Organizationally Unique Identifier
<b>P</b>	
PCB	Printed Circuit Board
PCS	Physical Coding Sublayer
PD	Power Down
PFC	Priority Flow Control
PHY	Physical Layer (device)
PLL	Phase-Locked Loop
PMA	Physical Media Attachment
<b>Q</b>	
QSPI	Quad Serial Peripheral Interface
<b>R</b>	
Rx	Receive
<b>S</b>	
SA	Secure Association
SC	Secure Channel
SerDes	Serializer-Deserializer
SFD	Start-of-frame Delimiter
SFP	Small Form-Factor Pluggable
SMD	Surface Mounted Device
SoC	System on Chip
SP	Strict Priority
STA	Station Management Entity (MAC SoC)
SVN	Security Version Number
<b>T</b>	

TAP	Test Access Port
TLE	Transformerless Ethernet
TPI	Twisted Pair Interface
Tx	Transmit
<b>U</b>	
USXGMII	Universal Serial Multi(x) Gigabit Media Independent Interface
<b>W</b>	
WoL	Wake-on-LAN
WRED	Weighted Random Early Detection
<b>X</b>	
XO	Crystal Oscillator