



## **This document has been made public and no NDA is needed.**

The "Confidential" statement in the attached material is no longer valid and may be disregarded.

This document falls into one of these categories:

- 1. Document has MaxLinear branding**

The "MaxLinear Confidential" statement will be removed from the document upon its next revision

- 2. Document has non-MaxLinear branding**

In 2020, MaxLinear acquired the Connected Home Division business of Intel Corporation, including the former Intel® product/s referenced in the title of the attached material. The MaxLinear logo will be added to the attached material upon its next revision.

MaxLinear is now the manufacturer of this product.

Direct any questions and product support requests to your MaxLinear sales contact, [MaxLinear Sales Representative or Distributor](#), or login to your myMxL account and [create a new support ticket](#).



Corporate Headquarters:  
5966 La Place Court  
Suite 100  
Carlsbad, CA 92008  
Tel.: +1 (760) 692-0711  
Fax: +1 (760) 444-8598  
[www.maxlinear.com](http://www.maxlinear.com)

The content of this document is furnished for informational use only, is subject to change without notice, and should not be construed as a commitment by MaxLinear, Inc. MaxLinear, Inc. assumes no responsibility or liability for any errors or inaccuracies that may appear in the informational content contained in this guide. Complying with all applicable copyright laws is the responsibility of the user. Without limiting the rights under copyright, no part of this document may be reproduced into, stored in, or introduced into a retrieval system, or transmitted in any form or by any means (electronic, mechanical, photocopying, recording, or otherwise), or for any purpose, without the express written permission of MaxLinear, Inc.

MaxLinear, Inc. does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications unless MaxLinear, Inc. receives, in writing, assurances to its satisfaction that: (a) the risk of injury or damage has been minimized; (b) the user assumes all such risks; (c) potential liability of MaxLinear, Inc. is adequately protected under the circumstances.

MaxLinear, Inc. may have patents, patent applications, trademarks, copyrights, or other intellectual property rights covering subject matter in this document. Except as expressly provided in any written license agreement from MaxLinear, Inc., the furnishing of this document does not give you any license to these patents, trademarks, copyrights, or other intellectual property.

MaxLinear, the MaxLinear logo, and any MaxLinear trademarks, MxL, Full-Spectrum Capture, FSC, G.now, AirPHY, Puma, AnyWAN and the MaxLinear logo are all on the products sold, are all trademarks of MaxLinear, Inc. or one of MaxLinear's subsidiaries in the U.S.A. and other countries. All rights reserved. Other company trademarks and product names appearing herein are the property of their respective owners.



# Ethernet Network Connection

## Single Port 2.5G Ethernet PHY

Ethernet Network Connection GPY212 (GPY212B1VC, GPY212C0VC)

## Data Sheet

MaxLinear Confidential

Revision 1.3, 2021-04-27

Reference ID 617792

## Legal Notice

The content of this document is furnished for informational use only, is subject to change without notice, and should not be construed as a commitment by MaxLinear, Inc. MaxLinear, Inc. assumes no responsibility or liability for any errors or inaccuracies that may appear in the informational content contained in this guide. Complying with all applicable copyright laws is the responsibility of the user. Without limiting the rights under copyright, no part of this document may be reproduced into, stored in, or introduced into a retrieval system, or transmitted in any form or by any means (electronic, mechanical, photocopying, recording, or otherwise), or for any purpose, without the express written permission of MaxLinear, Inc.

MaxLinear, Inc. does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications unless MaxLinear, Inc. receives, in writing, assurances to its satisfaction that: (a) the risk of injury or damage has been minimized; (b) the user assumes all such risks; (c) potential liability of MaxLinear, Inc. is adequately protected under the circumstances.

MaxLinear, Inc. may have patents, patent applications, trademarks, copyrights, or other intellectual property rights covering subject matter in this document. Except as expressly provided in any written license agreement from MaxLinear, Inc., the furnishing of this document does not give you any license to these patents, trademarks, copyrights, or other intellectual property.

MaxLinear, the MaxLinear logo, any MaxLinear trademarks (MxL, Full-Spectrum Capture, FSC, G.now, AirPHY, Puma, and AnyWAN), and the MaxLinear logo on the products sold are all property of MaxLinear, Inc. or one of MaxLinear's subsidiaries in the U.S.A. and other countries. All rights reserved.

\*Other company trademarks and product names appearing herein are the property of their respective owners.

© 2021 MaxLinear, Inc. All rights reserved.

MaxLinear, Inc.  
5966 La Place Court, Suite 100  
Carlsbad, CA 92008  
Tel.: +1 (760) 692-0711  
Fax: +1 (760) 444-8598  
[www.maxlinear.com](http://www.maxlinear.com)

### Revision History

<b>Current:</b>	<b>Revision 1.3, 2021-04-27</b>
<b>Previous:</b>	<b>Revision 1.2, 2020-12-22</b>
<b>Page</b>	<b>Major changes since previous revision</b>
All	This document covers GPY212C0VC and GPY212B1VC. GPY212C0VC is an enhanced performance version of GPY212B1VC with reduced power consumption.
<b>1</b>	Added GPY212C0VC on Front Page.
<b>26</b>	<b>Figure 4, MDIO Access Timing:</b> Added MDIO access timing.
<b>37</b>	<b>Section 3.4.7.1 Enabling SGMII Auto-negotiation Mode:</b> Corrected SGMII auto-negotiation default setting.
<b>40</b>	<b>Section 3.5.3 LED Brightness Control:</b> Updated LED Brightness Control section.
<b>82</b>	Removed TPG Control register.
<b>124</b>	<b>Table 23, Registers Overview:</b> Updated ANEG_MGBT_AN_CTRL Reset value.
<b>137</b>	<b>ANEG_MGBT_AN_CTRL, MULTI GBT AN Control Register (Register 7.32):</b> Updated Reset value.
<b>144</b>	<b>VSPEC1_LED0, PULSE:</b> Updated Pulsing Configuration.
<b>145</b>	<b>VSPEC1_LED1, PULSE:</b> Updated Pulsing Configuration.
<b>146</b>	<b>VSPEC1_LED2, PULSE:</b> Updated Pulsing Configuration.
<b>148</b>	<b>VSPEC1_LED3, PULSE:</b> Updated Pulsing Configuration.
<b>154</b>	Updated conversion formula in temperature code.
<b>165</b>	<b>Table 28, Typical Power Consumption (GPY212C0VC):</b> Added typical power consumption for GPY212C0VC.
<b>166</b>	<b>Table 30, Maximum Power Consumption (GPY212C0VC):</b> Added maximum power consumption for GPY212C0VC.
<b>187</b>	<b>Figure 31, Example of Chip Marking:</b> Updated Chip Marking pattern.
<b>187</b>	<b>Table 53, Chip Marking Pattern:</b> Updated Chip Marking Pattern information.
<b>187</b>	<b>Table 54, Product Naming (GPY212C0VC):</b> Added Product Naming for GPY212C0VC, including engineering sample information.

## Table of Contents

	<b>Table of Contents</b> .....	4
	<b>List of Figures</b> .....	7
	<b>List of Tables</b> .....	8
<b>1</b>	<b>Product Overview</b> .....	10
1.1	Features .....	11
1.2	Block Diagram .....	13
<b>2</b>	<b>External Signals</b> .....	14
2.1	Overview .....	14
2.2	External Signal Description .....	15
2.2.1	Pin Diagram .....	15
2.2.2	Abbreviations .....	16
2.2.3	Input/Output Signals .....	17
2.2.3.1	Ethernet Media Interface .....	17
2.2.3.2	SGMII Interface .....	17
2.2.3.3	LED/JTAG/GPIO Interface .....	18
2.2.3.4	Management Interfaces .....	19
2.2.3.5	Miscellaneous Signals .....	20
2.2.3.6	Power Supply .....	21
<b>3</b>	<b>Functional Description</b> .....	24
3.1	Power Supply, Clock and Reset .....	24
3.1.1	Power Supply .....	24
3.1.2	Clock Generation .....	24
3.1.3	Reset Generation .....	24
3.1.4	Power-On Sequence .....	24
3.1.5	Configuration by Pin Strapping .....	24
3.2	Configuration via MDIO Management Interface .....	26
3.3	Ethernet PHY Interface .....	26
3.3.1	Twisted Pair Interface .....	26
3.3.2	Transformerless Ethernet (TLE) .....	27
3.3.3	Auto-negotiation (ANEG) .....	27
3.3.4	Auto-downspeed .....	28
3.3.5	Polarity Reversal Correction .....	28
3.3.6	Auto-Crossover Correction .....	28
3.3.7	RJ45 Tap Up or Tap Down Configuration .....	30
3.3.8	Wake-on-LAN (WoL) .....	31
3.4	SGMII Interface .....	32
3.4.1	SGMII Control and Status Registers .....	32
3.4.2	SGMII Configuration at Power Up .....	34
3.4.3	SGMII PHY Side Setup According to TPI Setup .....	34
3.4.4	SGMII PHY Side Setup Fixed irrespective to TPI Setup .....	34
3.4.5	SGMII MAC Side Setup by MAC SoC .....	34
3.4.6	SGMII Link Monitoring by MAC SoC .....	35
3.4.6.1	Actions on TPI Link Down / Link Up Status Change .....	35
3.4.6.2	New TPI Link Up at Same Speed .....	35
3.4.6.3	Change of Speed After a New Link Up on TPI .....	35
3.4.7	Auto-negotiation Modes Supported by SGMII .....	37
3.4.7.1	Enabling SGMII Auto-negotiation Mode .....	37

3.5	LED Interface	38
3.5.1	LED	38
3.5.2	LED Configuration	38
3.5.3	LED Brightness Control	40
3.6	Precision Time Protocol (PTP) Feature	40
3.6.1	PTP Feature Purpose	40
3.6.2	PTP Feature Configuration	41
3.7	Pulse Per Second (PPS) Feature	42
3.7.1	PPS Feature Purpose	42
3.7.2	PPS Feature Configuration	42
3.8	Smart-AZ Feature	42
3.9	MACsec Feature	43
3.9.1	MACsec Purpose	43
3.9.2	MACsec Feature Usage	43
3.9.3	MACsec Engine Control API Executed on MAC SoC	44
3.10	Power Management	45
3.10.1	Power States	45
3.10.2	RESET Power Up	45
3.10.3	SLEEP State	45
3.10.4	SCAN State	46
3.10.5	PING State	46
3.10.6	ULP State	46
3.10.7	NORMAL State	49
3.10.8	Low-Power IDLE State: Energy-Efficient Ethernet	49
3.11	Field Firmware Upgrade (FFU)	49
<b>4</b>	<b>MDIO and MMD Register Interface Description</b>	<b>51</b>
4.1	Definitions	51
4.2	Register Naming and Numbering	52
4.2.1	Register Numbering	52
4.2.2	Register Naming	52
4.2.3	Examples	52
4.3	MMD Devices Present in GPY212	53
4.4	Responsibilities of the STA	53
4.5	MDIO Access Protocols to Read / Write Registers	53
<b>5</b>	<b>MDIO Registers Detailed Description</b>	<b>54</b>
5.1	Standard Management Registers	55
5.1.1	Standard Management Registers	55
5.2	GPY-specific Management Registers	72
5.2.1	GPY-specific Management Registers	72
<b>6</b>	<b>MMD Registers Detailed Description</b>	<b>86</b>
6.1	Standard PMAPMD Registers for MMD=0x01	87
6.1.1	Standard PMAPMD Registers for MMD=0x01	88
6.2	Standard PCS Registers for MMD=0x03	111
6.2.1	Standard PCS Registers for MMD=0x03	111
6.3	Standard Auto-Negotiation Registers for MMD=0x07	124
6.3.1	Standard Auto-Negotiation Registers for MMD=0x07	125
6.4	Vendor Specific 1 Device for MMD=0x1E	143
6.4.1	Vendor Specific 1 Device for MMD=0x1E	143
6.5	Vendor Specific 2 Device for MMD=0x1F	158
6.5.1	Vendor Specific 2 Device for MMD=0x1F	158

## Table of Contents

<b>7</b>	<b>Electrical Characteristics</b> .....	162
7.1	Absolute Maximum Ratings .....	162
7.2	Operating Range .....	164
7.3	Chip Power Consumption .....	165
7.4	DC Characteristics .....	167
7.4.1	Digital Interfaces .....	167
7.4.2	Twisted Pair Interface .....	167
7.4.3	Built-in Temperature Sensor .....	168
7.5	AC Characteristics .....	169
7.5.1	Power Up and Power Down Sequence with External Supply of $V_{LOW}$ Domain .....	169
7.5.2	Power Up and Power Down Sequence in Internal DCDC SVR Configuration .....	171
7.5.3	Power Supply Rail Requirements .....	173
7.5.4	MDIO Interface .....	174
7.5.5	SGMII Interface .....	175
7.5.5.1	Transmit Timing Characteristics .....	175
7.5.5.2	Receive Timing Characteristics .....	176
7.5.6	Serial Peripheral Interface (SPI) .....	177
7.5.7	JTAG Interface .....	178
7.5.8	Crystal Specification .....	179
7.6	External Circuitry .....	180
7.6.1	Twisted-Pair Common-Mode Rejection and Termination Circuitry .....	180
7.6.2	Transformer (Magnetics) .....	181
7.6.3	RJ45 Plug .....	182
7.6.4	Calibration Resistors .....	182
7.7	Power Supply .....	182
7.7.1	Power Supply Using Integrated DC/DC SVR Converter .....	182
7.7.2	Power Supply without using Integrated DC/DC Converter .....	184
<b>8</b>	<b>Package Outline</b> .....	<b>185</b>
8.1	Chip Identification and Ordering Information .....	187
	<b>Terminology</b> .....	<b>188</b>
	<b>References</b> .....	<b>191</b>



## List of Figures

Figure 1	Ethernet Network Connection GPY212 Block Diagram . . . . .	13
Figure 2	Ethernet Network Connection GPY212 External Signal Overview . . . . .	14
Figure 3	Pin Diagram for PG-VQFN-56 (Top View) . . . . .	15
Figure 4	MDIO Access Timing . . . . .	26
Figure 5	Twisted-Pair Interface of GPY212 Including Transformer and RJ45 Plug . . . . .	27
Figure 6	External Circuitry for the Transformerless Ethernet Application . . . . .	27
Figure 7	RJ45 Tap Up or Tap Down Configuration . . . . .	30
Figure 8	Block Diagram of WoL Application . . . . .	31
Figure 9	GPY212 SGMII Configuration and Status Registers . . . . .	33
Figure 10	LED Connection Options to Ground or Power Supply . . . . .	38
Figure 11	Connection of a Dual Color LED and Configuring Pin Strap Value . . . . .	39
Figure 12	Connection of a Single Color LED and Configuring Pin Strap Value . . . . .	39
Figure 13	LED Brightness Control By Controlling LED Output Enable/Disable . . . . .	40
Figure 14	State Diagram for Power Down State Management . . . . .	45
Figure 15	ULP Sequence . . . . .	47
Figure 16	EEE Low-Power Idle Sequence . . . . .	49
Figure 17	Timing Diagram for the Reset Sequence (External supply of $V_{LOW}$ domain) . . . . .	169
Figure 18	Timing Diagram for the Reset Sequence (External supply of $V_{LOW}$ domain) when $V_{DDP}=1.8\text{ V}$ . . . . .	170
Figure 19	Timing Diagram for the Reset Sequence (Internal DCDC SVR Configuration) . . . . .	171
Figure 20	Timing Diagram for the Reset Sequence (Internal DCDC SVR Configuration) when $V_{DDP}=1.8\text{ V}$ . . . . .	172
Figure 21	Timing Diagram for the MDIO Interface . . . . .	174
Figure 22	Transmit Timing Diagram of the SGMII (shows alternating data sequence) . . . . .	175
Figure 23	Receive Timing Diagram of the SGMII (alternating data input sequence) . . . . .	176
Figure 24	SPI Master Interface Timing . . . . .	177
Figure 25	JTAG Interface Timing . . . . .	178
Figure 26	Twisted Pair Common-Mode Rejection and Termination Circuitry . . . . .	180
Figure 27	Schematic of an Ethernet Transformer Device . . . . .	181
Figure 28	External Circuitry Using the Integrated DC/DC Converter . . . . .	183
Figure 29	External Circuitry without using the Integrated DC/DC Converter . . . . .	184
Figure 30	PG-VQFN-56 7 mm x 7 mm Package Outline . . . . .	186
Figure 31	Example of Chip Marking . . . . .	187

## List of Tables

Table 1	Abbreviations for Pin Type	16
Table 2	Abbreviations for Buffer Type	16
Table 3	Ethernet Media Interface Signals	17
Table 4	SGMII Interface Signals	17
Table 5	LED Interface Signals	18
Table 6	Management Interface Signals	19
Table 7	Miscellaneous Signals	20
Table 8	Power Supply Pins	21
Table 9	Device Ground	23
Table 10	Pin Names used for Pin Strapping	25
Table 11	Pin Strapping Configuration Description	25
Table 12	Supported Twisted Pair Mappings on a CAT5 or Better Cable	29
Table 13	Programming Sequence for the Wake-on-LAN Functionality	31
Table 14	ULP State Entry and Exit Sequence	47
Table 15	ULP Persistent Registers	48
Table 16	MDIO / MMD Devices Present in GPY212	53
Table 17	Register Access Type	54
Table 18	Registers Overview	55
Table 19	Registers Overview	72
Table 20	Register Access Type	86
Table 21	Registers Overview	87
Table 22	Registers Overview	111
Table 23	Registers Overview	124
Table 24	Registers Overview	143
Table 25	Registers Overview	158
Table 26	Absolute Maximum Ratings	162
Table 27	Operating Range	164
Table 28	Typical Power Consumption (GPY212C0VC)	165
Table 29	Typical Power Consumption (GPY212B1VC)	165
Table 30	Maximum Power Consumption (GPY212C0VC)	166
Table 31	Maximum Power Consumption (GPY212B1VC)	166
Table 32	DC Characteristics of the GPIO Interfaces (VDDP = 3.3 V)	167
Table 33	DC Characteristics of the GPIO Interfaces (VDDP = 1.8 V)	167
Table 34	Temperature Sensor Characteristics	168
Table 35	Power Supply Timings (External supply of V <sub>LOW</sub> domain)	170
Table 36	Power Supply Timings (Internal DCDC SVR Configuration)	172
Table 37	AC Characteristics of the Power Supply	173
Table 38	Timing Characteristics of the MDIO Interface	174
Table 39	Transmit Timing Characteristics of the SGMII	175
Table 40	Receive Timing Characteristics of the SGMII	176
Table 41	SPI Interface Timing Parameters	177
Table 42	JTAG Interface Clock	178
Table 43	JTAG Timing	178
Table 44	Specification of the Crystal	179
Table 45	Electrical Characteristics for Common-Mode Rejection and Termination Circuitry	180
Table 46	Electrical Characteristics for Supported Transformers (Magnetics)	181
Table 47	Electrical Characteristics for Supported RJ45 Plugs	182
Table 48	Calibration Resistors Values	182
Table 49	External Component Values for DC/DC Converter	183



---

**List of Tables**

Table 50	JEDEC Thermal Resistance Package Parameter - Still air conditions . . . . .	185
Table 51	JEDEC Thermal Resistance Package Parameter - With Thermal Solution Environment . . . . .	185
Table 52	JEDEC Thermal Resistance Package Parameter - Compact 2-R Model Network . . . . .	185
Table 53	Chip Marking Pattern . . . . .	187
Table 54	Product Naming (GPY212C0VC) . . . . .	187
Table 55	Product Naming (GPY212B1VC) . . . . .	187

## 1 Product Overview

The Ethernet Network Connection GPY212 is a low power Ethernet PHY transceiver integrated circuit. It offers a cost-optimized solution that is well-suited for routers, switches, and home gateways. It performs the data transmission on an Ethernet twisted pair copper cable of category Cat5e or higher. GPY212 supports the following data rates: 2500, 1000, 100, and 10 Mbit/s.

In terms of the Open System Interconnection (OSI) model, the GPY212 implements a layer 1 physical media access device. It can be connected to another chip implementing a layer 2 MAC via a serial SGMII data interface.

On the Ethernet twisted pair interface, the GPY212 is compliant with the following standards from IEEE 802.3 referenced in [2] and [3]: 2.5GBASE-T (IEEE 802.3bz, NBASE-T), 1000BASE-T (IEEE802.3 Clause 40), 100BASE-TX (IEEE 802.3 Clause 25) and 10BASE-Te (IEEE 802.3 Clause 14). This interface supports the Energy-Efficient Ethernet feature to reduce idle mode power consumption. Power saving at the system level is also possible with the Wake-on-LAN feature. A low-EMI line driver with integrated termination facilitates the PCB design.

On the SGMII interface, connecting to another chip implementing a MAC layer, the GPY212 supports the following standards: IEEE802.3 Clause 36 and 27 [2], and Cisco SGMII [4]. This interface also operates at data rates: 2500, 1000, 100, and 10 Mbit/s.

The GPY212 supports the Precision Time Protocol (PTP).

The GPY212 integrates a MAC security engine (MACsec) that can be used to perform wire-speed point to point encryption when the MAC SoC does not support the feature in its MAC layer.

The GPY212 supports a standard MDIO management interface as defined in IEEE 802.3 Clause 22 and Clause 45 [2], [3]. The MDIO serial interface can operate with a clock running up to 25 MHz. It allows a management entity (the external chip implementing the MAC) to access standard MDIO / MMD registers to control the GPY212 behavior, or to read the link status. In addition, two vendor specific register banks (VSPEC1 and VSPEC2) allow GPY212 specific configuration of LED, SGMII, and Wake-on-LAN features. The MDIO and MMD registers are documented in [Chapter 5](#). The GPY212 is also configurable via pin strapping.

The GPY212 can drive up to four LEDs. Each LED is independently programmable to indicate the link speed, and traffic activities. Several indication schemes can be selected.

A DC/DC converter is integrated within the GPY212. A single external power supply of 3.3 V is sufficient to power the chip, with the internal DC/DC converter generating 1.0 V to supply the low voltage domains. External supply of both 3.3 V and 1.0 V is also an option.

The GPY212 uses a single row package (type PG-VQFN-56, size 7 mm x 7 mm).

## 1.1 Features

This chapter provides an overview of the features supported by the GPY212:

### Communication Interfaces

- The multiple speed, single-port Ethernet PHY interface to the twisted pair cable supports:
  - Ethernet modes and standards: 2.5GBASE-T (IEEE 802.3bz, NBASE-T), 1000BASE-T (IEEE 802.3), 100BASE-TX (IEEE 802.3) and 10BASE-Te (IEEE 802.3)
  - Ethernet twisted pair copper cable of category CAT5 or higher
  - Low EMI voltage mode line driver with integrated termination resistors
  - Transformerless Ethernet for backplane applications
  - Auto-negotiation (ANEG) with extended next page support
  - Auto-MDIX and polarity correction
  - Auto-downspeed (ADS)
  - Energy-Efficient Ethernet (EEE) and power down mode
  - Wake-on-LAN (WoL)
  - Power-over-Ethernet (POE)
  - Precise time stamping, implementing standard IEEE 1588v2
  - SPI interface supports Secure Field Firmware Upgrade (FFU) of the flash memory
- The SGMII SerDes interface supports:
  - 1000BASE-X IEEE 802.3 Clause 36 and 37 [\[2\]](#)
  - Cisco\* Serial-GMII Specification [\[4\]](#) operating at 1.25 Gbaud/s
  - Extension of 1000BASE-X and Cisco Serial-GMII to achieve 3.125 Gbaud/s by overclocking the SerDes to support the 2.5 Gbit/s data rate
  - Clock and Data Recovery (CDR)
  - SGMII power saving when a Low Power Indication (LPI) is active
- The management interface supports the communication between the Station Management (acronym “STA” per IEEE 802.3) and the GPY212 using:
  - An MDIO slave interface that provides access to the standard registers in the MMD as described in IEEE 802.3 Clause 22 and Clause 45 [\[2\]](#) and listed in [Chapter 5](#)
  - An MDIO interface clock of up to 25 MHz
  - 3 MDIO message frame types as described in IEEE 802.3: Clause 22, Clause 22 Extended, Clause 45 [\[2\]](#)
- The LED interface supports:
  - Up to 4 LEDs
  - Single and dual color LEDs
  - Connection of LED to ground or 3.3 V
  - Several LED indication schemes (link/activity, link speed)
  - Configuration of LED indication via MDIO registers
  - Control of LED brightness via software driver API
  - Alternative configuration of LED pins as GPIO for custom indication
- Supports two external interrupts EXINT0 and EXINT1:
  - Configurable as input from, or output to an external controller

**Clocking, Timing and Time Stamping Features**

- 25 MHz crystal operation
- Supports precise time stamping (PTP) according to standard IEEE 1588v2
- Supports two general purpose clock pins GPC1 and GPC2 shared with GPIO for several usage options, configurable by GPY API:
  - to input or output the precise time stamping signals (PTP)
  - to output the pulse per second signal (PPS)

**Test Features**

- JTAG boundary scan
- Cable diagnostics: cable open/short detection and cable length estimation
- UART

**MACsec Security Feature**

- MACsec Engine (compliant with IEEE 802.1AE, IEEE 802.1AEbn and IEEE 802.1AEbw MAC security standards)
- MACsec Engine is controlled by an API executed on the associated MAC SoC through the slave MDIO interface (GPYAPI)

**Power Supply**

- Single 3.3 V power supply, when using the integrated DC/DC converter to generate the 1.0 V power supply rail
- If the internal integrated DC/DC converter is not used, an additional 1.0 V supply must be provided externally
- Ultra low power mode to reduce the energy consumption down to 10 mW when the Ethernet cable is unplugged, with automatic wake-up upon energy detection from cable

## 1.2 Block Diagram

Figure 2 shows the block diagram of the GPY212. The main interfaces are:

- Data interface to a MAC processor, using SGMII
- Slave control interface driven by a MAC processor, using MDIO slave
- Interrupt signal MDINT allowing the GPY212 to notify the MAC processor about a change of status
- LED control
- Twisted pair interface

The GPY212 product variant supports the MACsec block, which performs encryption and decryption of the MAC frames as indicated in Figure 2.





Figure 1 Ethernet Network Connection GPY212 Block Diagram

## 2 External Signals

This chapter describes the signal mapping to the package.

### 2.1 Overview

**Figure 2** provides an overview of the external interfaces of the GPY212.



**Figure 2 Ethernet Network Connection GPY212 External Signal Overview**



## 2.2 External Signal Description

This chapter provides the pin diagram, abbreviations for pin types and buffer types, as well as tables describing the input and output signals.

### 2.2.1 Pin Diagram

The pin layout of the package is shown in [Figure 3](#).




Figure 3 Pin Diagram for PG-VQFN-56 (Top View)

## 2.2.2 Abbreviations

Abbreviations that are used in the signal tables are summarized in [Table 1](#) and [Table 2](#).

**Table 1 Abbreviations for Pin Type**

Abbreviations	Description
I	Input only, digital levels
O	Output only, digital levels
I/O	Bidirectional input/output signal, digital levels
Prg	Bidirectional pad, programmable to operate either as input or output, digital levels
AI	Input only, analog levels
AO	Output only, analog levels
AI/O	Bidirectional, analog levels
PWR	Power
GND	Ground

**Table 2 Abbreviations for Buffer Type**

Abbreviations	Description
A	Analog characteristics, see the AC/DC specification for more detail
GND	Ground
Prg	Programmable with an alternate function

## 2.2.3 Input/Output Signals

A detailed description of all the pins is given in [Table 3](#) to [Table 8](#).

In [Table 5](#) to [Table 8](#), the signal names highlighted in bold are the same as the pin name. The signal names that are not in bold indicate alternate functions.

### 2.2.3.1 Ethernet Media Interface

**Table 3 Ethernet Media Interface Signals**

Pin No.	Name	Pin Type	Buffer Type	Function
<b>Ethernet Port Ethernet Media Interface</b>				
45	<b>TPIAP</b>	AI/AO	A	<b>Twisted Pair Transmit/Receive Positive/Negative</b>
46	<b>TPIAN</b>	AI/AO	A	
48	<b>TPIBP</b>	AI/AO	A	
49	<b>TPIBN</b>	AI/AO	A	
51	<b>TPICP</b>	AI/AO	A	
52	<b>TPICN</b>	AI/AO	A	
54	<b>TPIDP</b>	AI/AO	A	
55	<b>TPIDN</b>	AI/AO	A	
<b>Ethernet Port Calibration</b>				
42	<b>RCAL</b>	AI/AO	A	<b>Calibration of GPHY Ethernet Port</b> Using a high precision resistor.

### 2.2.3.2 SGMII Interface

**Table 4 SGMII Interface Signals**

Pin No.	Name	Pin Type	Buffer Type	Function
28	<b>RX0_M</b>	AI	A	<b>Differential SGMII Data Input Pair</b> These are the negative and positive signals respectively of the differential input pair of the SGMII SerDes interface. Due to the integrated CDR, no external transmission of source-synchronous clock is required for SGMII. These pins must be AC coupled.
27	<b>RX0_P</b>	AI	A	
25	<b>TX0_P</b>	AO	A	<b>Differential SGMII Data Output Pair</b> These are the negative and positive signals respectively of the differential output pair of the SGMII SerDes interface.
24	<b>TX0_M</b>	AO	A	
20	<b>RESREF</b>	AI/O	A	<b>Pad to Connect External Tuning Resistor</b>
21	<b>GND</b>	AI	GND	<b>Connect to Ground</b>
22	<b>GND</b>	AI	GND	<b>Connect to Ground</b>

### 2.2.3.3 LED/JTAG/GPIO Interface

The LED interface allows external LEDs to be connected to indicate the status of the Ethernet PHY interfaces. Single and dual color LEDs are supported.

**Table 5 LED Interface Signals**

Pin No.	Name	Pin Type	Buffer Type	Function
<b>LED Signals</b>				
32	<b>GPHY_LED0</b>	O		<b>GPHY LED0</b> LED control output, freely configurable, drives single color or dual color LEDs.
31	<b>GPHY_LED1</b>	O		<b>GPHY LED1</b> LED control output, freely configurable, drives single color or dual color LEDs.
30	<b>GPHY_LED2</b>	O		<b>GPHY LED2</b> LED control output, freely configurable, drives single color or dual color LEDs.
29	<b>GPHY_LED3</b>	I/O	Prg	<b>GPHY LED3</b> LED control output, freely configurable, drives single color or dual color LEDs. This pin is also used for the brightness control switch input.
	TCK	I	PU	<b>JTAG Test Clock</b> The signals TDI, TDO and TMS are synchronous subject to this JTAG test clock.
16	<b>TRSTN</b>	I	PD	<b>JTAG Test Reset</b> The signal TRSTN must be pulled-down to ground. The JTAG is only used in production for boundary scan.
19	<b>GPIO15</b>	Prg	Prg	<b>General Purpose IO 15</b> Configurable as input or output. The output characteristic can be selected to be open drain or push-pull.
	TDI	I	PU	<b>JTAG Serial Test Data Input</b>
17	<b>GPIO16</b>	Prg	Prg	<b>General Purpose IO 16</b> Configurable as input or output. The output characteristic can be selected to be open drain or push-pull.
	TMS	I	PU	<b>JTAG Test Mode Select</b>
18	<b>GPIO17</b>	Prg	Prg	<b>General Purpose IO 17</b> Configurable as input or output. The output characteristic can be selected to be open drain or push-pull.
	TDO	O		<b>JTAG Serial Test Data Output</b> JTAG test data output.

### 2.2.3.4 Management Interfaces

Two types of serial management interface are provided:

- SPI master interface
- MDIO slave interface

**Table 6 Management Interface Signals**

Pin No.	Name	Pin Type	Buffer Type	Function
<b>MDIO Slave Interface</b>				
4	<b>GPIO11</b>	Prg	Prg	<b>General Purpose IO 11</b> Configurable as input or output. The output characteristic can be selected to be open drain or push-pull.
	GPC1	Prg		<b>General Purpose Clock 1</b> General purpose clock. Either input or output mode can be selected.
11	<b>MDC</b>	I	Prg	<b>MDIO Slave Clock</b> The external controller host (also called “STA” in IEEE standard) acts as clock master and provides the serial clock of up to 25 MHz on this input.
10	<b>MDIO</b>	I/O	Prg	<b>MDIO Slave Data Input/Output</b> The external controller host (also called “STA” in IEEE standard) uses this signal to address internal registers and to transfer data to and from the internal registers.
<b>SPI Master Interface</b>				
36	<b>GPIO6</b>	Prg	Prg	<b>General Purpose IO 6</b> Configurable as input or output. The output characteristic can be selected to be open drain or push-pull.
	MISO	I		<b>SPI Data Input</b> SPI interface data input.
34	<b>MOSI</b>	O	Prg	<b>SPI Data Output</b> SPI interface data output.
35	<b>SCLK</b>	O	Prg	<b>SPI Clock</b> SPI interface clock.
37	<b>MCS</b>	O	Prg	<b>SPI Chip Select</b> SPI interface chip select. Active low signal.

### 2.2.3.5 Miscellaneous Signals

**Table 7 Miscellaneous Signals**

Pin No.	Name	Pin Type	Buffer Type	Function
<b>Reset and Clocking</b>				
41	XTAL1	AI	A	<b>Crystal: Oscillator Input</b> A crystal must be connected between XTAL1 and XTAL2. Additional load capacitances must also tie both pins to GND.
	CLK	I		<b>Clock: Clock Input</b> The clock must have a frequency accuracy of $\pm 50$ ppm.
40	XTAL2	AO	A	<b>Crystal: Oscillator Output</b> A crystal must be connected between XTAL1 and XTAL2. Additional load capacitances must also tie both pins to GND.
13	GPIO13	Prg	Prg	<b>General Purpose IO 13</b> Configurable as input or output. The output characteristic can be selected to be open drain or push-pull.
	EXINT0			<b>External Interrupt 0</b> This is an interrupt signal to or from an external host. Configurable as input or output. This is not used in the standard application.
12	GPIO14	Prg	Prg	<b>General Purpose IO 14</b> Configurable as input or output.
	EXINT1			<b>External Interrupt 1</b> This is an interrupt signal to or from an external host. Configurable as input or output. This is not used in the standard application.
	MDINT	O		<b>MDIO Interrupt</b> The MDINT signal is used to send an interrupt to an external MAC SoC acting as station manager (STA). The STA can program its sensitivity to specific events using the PHY_IMASK register. The MDINT event is then raised when the event occurs using the polarity programmed by pin strap. The STA can read which type of event occurred in the PHY_ISTAT register. Upon read of PHY_ISTAT by the STA, the MDINT is deasserted by the GPY212. Refer to <a href="#">Figure 9</a> for further details.
3	GPIO12	Prg	Prg	<b>General Purpose IO 12</b> Configurable as input or output. The output characteristic can be selected to be open drain or push-pull.
	GPC2	Prg		<b>General Purpose Clock 2</b> General purpose clock. Either input or output mode can be selected.

**Table 7 Miscellaneous Signals (cont'd)**

Pin No.	Name	Pin Type	Buffer Type	Function
2	<b>GPIO18</b>	Prg	Prg	<b>General Purpose IO 18</b> Configurable as input or output. The output characteristic can be selected to be open drain or push-pull.
1	<b>HRSTN</b>	I	PU	<b>Hardware Reset</b> Asynchronous active low device reset. If the internal Power-on-Reset (POR) circuit is used to trigger the device power up, this signal can be left unconnected.

### 2.2.3.6 Power Supply

This section specifies the power supply pins. They are categorized in 2 supply groups  $V_{HIGH}$  (3.3 V) and  $V_{LOW}$  (1.0 V). The  $V_{LOW}$  domain can either be supplied externally, or self-generated by the internal DC/DC SVR converter, which converts the VDD3V3DCDC 3.3 V supply into DCDC\_REGO output. In the external supply configuration, the DCDC\_REGO output pins are non connected (NC). In the internal DC/DC SVR converter configuration, the DCDC\_REGO output pins are connected back to the  $V_{LOW}$  supply inputs.

**Table 8 Power Supply Pins**

Pin No.	Name	Pin Type	Buffer Type	Function
47, 53	<b>VDDA3V3</b>	PWR		<b>High Voltage Domain Supply <math>V_{HIGH}</math></b> These are the input power pins for the analog front end in the high voltage domain. They have to be supplied with a nominal voltage of $V_{DDA3V3} = 3.3$ V.
44, 50, 56	<b>VDDA0V9</b>	PWR		<b>Low Voltage Domain Supply <math>V_{LOW}</math></b> These are the input power supply pins for the low voltage domain. They supply mixed signal blocks in the analog front end and the clock distribution block of the Gigabit Ethernet PHY. These pins have to be supplied with a nominal voltage of $V_{DDA0V9} = 1.0$ V. When the internal DC/DC SVR converter is used, they have to be connected to the output of the converter DCDC_REGO.
39	<b>VDDA3V3XO</b>	PWR		<b>XO Pad Voltage Domain Supply <math>V_{HIGH}</math></b> This is the input power supply pin for the internal PLL and the internal crystal oscillator (XO). This pin has to be supplied with a nominal voltage of $V_{DDA3V3} = 3.3$ V.
43	<b>VDDA3V3CDB</b>	PWR		<b>CDB High Voltage Domain Supply <math>V_{HIGH}</math></b> This is the input power supply pin for the internal clock distribution block (CDB). This pin has to be supplied with a nominal voltage of $V_{DDA3V3} = 3.3$ V.
15	<b>VDDA3V3AON</b>	PWR		<b>AON High Voltage Domain Supply <math>V_{HIGH}</math></b> This is the input power supply pin for the Always On Domain (AON). This pin has to be supplied with a nominal voltage of $V_{DDA3V3} = 3.3$ V.

**Table 8 Power Supply Pins**

Pin No.	Name	Pin Type	Buffer Type	Function
26	<b>VP</b>	PWR		<p><b>SGMII Low Voltage Domain Supply <math>V_{LOW}</math></b>            This is the pin for the low voltage domain of the SGMII interface. It supplies mixed signal blocks in the SGMII interface. This pin has to be supplied with a nominal voltage of <math>V_P = 1.0</math> V. When the internal DC/DC SVR converter is used, these pins have to be connected to the output of the converter DCDC_REGO.</p>
23	<b>VPH</b>	PWR		<p><b>SGMII High Voltage Domain Supply <math>V_{HIGH}</math></b>            This is the pin for the high voltage domain of the SGMII interface. It supplies mixed signal blocks in the PHY of the SGMII interface. This pin has to be supplied with a nominal voltage of <math>V_{PH} = 3.3</math> V.</p>
14	<b>VDDP</b>	PWR		<p><b>Configurable MDIO Pad Voltage Domain Supply</b>            This is the group of supply pins for the MDIO pins group (pin 10 to 13).            This group can be configured in 1.8 V or 3.3 V operation, depending on the option selected by pin strap on pin 19 (PS_MDIO_VOLTAGE).            When PS_MDIO_VOLTAGE is LOW, this pin has to be supplied with a nominal voltage of <math>V_{DDP} = 1.8</math> V.            When PS_MDIO_VOLTAGE is HIGH, this pin has to be supplied with a nominal voltage of <math>V_{DDP} = 3.3</math> V. An internal Pull up on pin 19 drives the pin 19 configuration to HIGH unless the pin is explicitly connected to ground (LOW).</p>
33	<b>VDDP3V3</b>	PWR		<p><b>Pad Voltage Domain Supply <math>V_{HIGH}</math></b>            This is the group of supply pins for the pad supply of GPIO pins (except the MDIO group of pin which is supplied by VDDP)            This pin has to be supplied with a nominal voltage of <math>V_{DDP3V3} = 3.3</math> V.</p>
9, 38	<b>VDD</b>	PWR		<p><b>Core Voltage Domain Supply <math>V_{LOW}</math></b>            This is the group of supply pins for the core digital voltage domain. This pin has to be supplied with a nominal voltage of <math>V_{DD} = 1.0</math> V. When the internal DC/DC SVR converter is used, these pins have to be connected to the output of the converter DCDC_REGO.</p>
8	<b>VQPS</b>	PWR		<p><b>Ground</b>            This pin is not used in application mode. It must be tied to GND.</p>
7	<b>VDD3V3DCDC</b>	PWR		<p><b>Internal DC/DC SVR Converter Power Supply <math>V_{HIGH}</math></b>            This is the supply pin for the integrated DC/DC converter. This pin has to be supplied with a nominal voltage of <math>V_{DDA3V3DCDC} = 3.3</math> V. This pin must be connected in all supply configuration including the external <math>V_{LOW}</math> supply option.</p>
5, 6	<b>DCDC_REGO</b>	PWR		<p><b>Internal DC/DC SVR Converter Output</b>            These are the 2 pins supplying the <math>V_{LOW}</math> domain when the internal DC/DC SVR converter is used. In internal SVR mode this pin must be connected back to the <math>V_{LOW}</math> domain to self supply the chip. The connection circuitry for the internal DCDC SVR <math>V_{LOW}</math> supply option and the external <math>V_{LOW}</math> supply option are described in <a href="#">Figure 28</a> and <a href="#">Figure 29</a>.</p>





**Table 9**    **Device Ground**

Pin No.	Name	Pin Type	Buffer Type	Function
EPAD <sup>1)</sup>	VSS	GND		General Device Ground

1) The EPAD is the exposed pad on the bottom of the package. This pad must be properly connected to the ground plane of the PCB.

## 3 Functional Description

### 3.1 Power Supply, Clock and Reset

This chapter provides the information required to power up the GPY212.

#### 3.1.1 Power Supply

Two power supply options are available:

- A single external power supply of 3.3 V – with this option the internal DC/DC SVR converter generates the required 1.0 V supply.
- Two external power supplies of 3.3 V and 1.0 V – with this option, the internal DC/DC SVR converter is not used.

The detailed power supply connection requirements are documented in [Chapter 7.7](#). The differentiation between the two power supply options is done by connecting, or not the pins DCDC\_REGO as details in [Figure 28](#) and [Figure 29](#).

#### 3.1.2 Clock Generation

An external 25 MHz crystal must be connected to the GPY212. The required crystal specification is documented in [Chapter 7.5.8](#). An internal PLL circuit generates all the required internal clocks.

#### 3.1.3 Reset Generation

The external hardware reset input (HRSTN pin) resets all the hardware modules, except the DC/DC converter:

- Driving the HRSTN pin low causes an asynchronous reset of the GPY212 system.
- Releasing the HRSTN pin high triggers the power-on sequence and boot-up procedure.

The HRSTN pin is internally connected to a weak internal pull-up resistor.

#### 3.1.4 Power-On Sequence

The GPY212 powers on when the power is applied as shown in [Figure 19](#). The following steps are executed at power on:

- Locking of internal PLL.
- Calibration of internal voltage using a high precision external reference resistor connected to the RCAL pin.
- Reading of pin strap information, as described in [Chapter 3.1.5](#).
- Booting of the microprocessor from internal ROM.
- Auto-negotiation on the Ethernet twisted pair interface and SGMII interface using the speed capability of 2.5 Gbit/s, full-duplex.
- Training and link up in accordance with the IEEE 802.3 [\[2\]](#) and SGMII [\[4\]](#) standards.

#### 3.1.5 Configuration by Pin Strapping

The GPY212 device can be configured by means of pin strapping on a number of the GPIO pins. The pin strapping configurations are captured during the chip power-on sequence, until the reset initialization is complete.

The pin strap values can be set to logical high or low by connecting the corresponding pin via an external 1 kΩ resistor to either ground or 3.3 V.

The pin strap mapping is described in [Table 10](#) and [Table 11](#).

**Table 10 Pin Names used for Pin Strapping**

Pin Name	Pin Number	Configuration Item Description
MCS	37	PS_PHY_MADDR(0)
SCLK	35	PS_PHY_MADDR(1)
MOSI	34	PS_PHY_MADDR(2)
GPIO12	3	PS_PHY_MADDR(3)
GPIO18	2	PS_PHY_MADDR(4)
MDINT	12	PS_MINT_POL
GPIO17	18	PS_RJ45_TAP
GPIO15	19	PS_MDIO_VOLTAGE

**Table 11 Pin Strapping Configuration Description**


Pin Strapping Signals	Description
PS_PHY_MADDR(4:0)	<b>MDIO PHY Address</b> A high level means a logical 1 and low level means a logical 0.
PS_MINT_POL	<b>MDIO Interrupt (MDINT) Polarity</b> 0 <sub>B</sub> <b>HIGH</b> MDIO Interrupt (MDINT) is active high and configured in push-pull 1 <sub>B</sub> <b>LOW</b> MDIO Interrupt (MDINT) is active low and configured in open-drain
PS_MDIO_VOLTAGE	<b>MDIO Voltage</b> This is to specify whether the maximum voltage level used by the MDIO signals is 3.3 V or 1.8 V (pin 10 to pin 13). 0 <sub>B</sub> <b>LOW</b> MDIO signals pads (pin 10 to pin 13) are supplied with 1.8 V. In this configuration the pin14 (VDDP) must be supplied with 1.8 V. 1 <sub>B</sub> <b>NORMAL</b> MDIO signals pads (pin 10 to pin 13) are supplied with 3.3 V. In this configuration pin 14 (VDDP) must be supplied with 3.3 V.
PS_RJ45_TAP	<b>RJ45 Pin Reversal</b> 1 <sub>B</sub> <b>DOWN</b> Tap down 0 <sub>B</sub> <b>UP</b> Tap up

An alternative way to configure the GPY212 after the boot process is to use the MDIO interface and write into various control registers, as detailed in [Chapter 3.2](#).

### 3.2 Configuration via MDIO Management Interface

The external controller (Station Management, STA) can be connected to the chip's slave MDIO interface. This allows access to the MDIO and MMD registers standardized in IEEE 802.3. Thus the STA can control chip configuration and retrieve status information. The MDIO transactions can be of any of the 3 types described in IEEE 802.3 Clause 22, Clause 22 Extended, and Clause 45 [2]. The list of MDIO registers is given in [Chapter 4](#).

[Figure 4](#) shows the minimum time required for the MDIO to be available for access.



**Figure 4 MDIO Access Timing**


### 3.3 Ethernet PHY Interface

The Ethernet PHY implements the physical layer of the Ethernet standard. It supports digital signal processing (DSP) and analog signal processing (ASP) functions, to transmit data over the twisted pair cable.

#### 3.3.1 Twisted Pair Interface

The Twisted Pair Interface (TPI) of the GPY212 is fully compliant with IEEE 802.3. To facilitate low power implementation and reduce PCB costs, the series resistors required to terminate the twisted pair link with a nominal 100 Ω are integrated in the device.

As a consequence, the TPI pins can be connected directly via a transformer to the RJ45 plug. Additional external circuitry is required for common-mode termination and rejection. A schematic of the TPI circuitry taking these components into account is shown in [Figure 5](#).




**Figure 5 Twisted-Pair Interface of GPY212 Including Transformer and RJ45 Plug**

### 3.3.2 Transformerless Ethernet (TLE)

Transformerless Ethernet (TLE) is required for backplane applications where the use of a transformer is not necessarily required to fulfill the galvanic decoupling requirements of the isolation specifications. In such applications, removing the transformer reduces both the external bill of material and the space requirements on the PCB.

As the GPY212 incorporates a voltage-mode line driver, the only stringent requirement is to use AC coupling. AC coupling can be achieved using simple SMD type series capacitors. The value of the capacitors is selected so that the high-pass characteristics correspond to an equivalent standard transformer based application (recommended  $C_{\text{coupling}} = 100 \text{ nF}$ ). **Figure 6** shows the external circuitry for TLE.



**Figure 6 External Circuitry for the Transformerless Ethernet Application**

### 3.3.3 Auto-negotiation (ANEG)

The GPY212 supports auto-negotiation (ANEG) a part of the startup procedure to exchange capability information with the link partner. ANEG is enabled at GPY212 initialization and its 2.5 Gbit/s speed capability is advertised.

The ANEG procedure is executed according to IEEE 802.3 Clause 28, Clause 40 [2], and IEEE 802.3bz Clause 126 [3].

If the link partner does not support ANEG, the GPY212 extracts the link speed configuration using parallel detection as described in Clause 28.

A STA connected to the MDIO interface can reprogram the GPY212 advertised capability if required. It can also disable ANEG, in which case the system configuration must ensure compatibility between link partners to link up in a compatible mode.

**Attention: *STD\_CTRL.DPLX takes effect only when the auto-negotiation process is disabled and the GPY TPI is not operating in loop-back mode, that is, bits STD\_CTRL.ANEN and STD\_CTRL.LB are set to zero. Forced Half Duplex mode (STD\_CTRL.DPLX = 0b0) is supported only in 10BT and 100BT speed modes in non-MACsec operations. This field is ignored for higher speeds and MACsec operation.***

### 3.3.4 Auto-downspeed

The auto-downspeed (ADS) feature implements a process to decrease the operating speed of the link when the link quality or cable is insufficient. The feature ensures maximum interoperability even in harsh or inadequate cable infrastructure environments. In particular, ADS is applied during the 2.5GBASE-T/1000BASE-T training phase. The downspeed is necessary when the cable quality or characteristics are inadequate. For example, it is possible to advertise 2.5GBASE-T/1000BASE-T during ANEG when both link partners are connected via a cable that does not support the 4-pair Gigabit Ethernet mode.

The GPY212 detects such configurations to avoid repeating link up failures and clears Gigabit capability in the ANEG advertisement registers. After the resulting link down, the next ANEG procedure no longer advertises 1000BASE-T/2.5GBASE-T. The next link up is done at the next advertised speed below 1000 Mbit/s.

The GPY212 also executes an ADS procedure when the signal quality is not suited to a 1000BASE-T/2.5GBASE-T link up due to increased alien noise or over long cables.

When the GPY212 is configured to advertise no speed capability below 1000 Mbit/s, the ADS feature is disabled automatically.

### 3.3.5 Polarity Reversal Correction

For each of the 4 pairs, the GPY212 automatically detects and corrects any inversion of the signal polarity on the P and N signals. The detection is done during the auto-negotiation phase. The detected polarity is frozen once the link has been established, and remains unchanged until the link is dropped.

The polarity corrections applied are indicated in the following register: PMA\_MGBT\_POLARITY (register 1.130) and are valid when auto-negotiation is complete.

### 3.3.6 Auto-Crossover Correction

To maximize interoperability, even in inadequate wiring environments, the GPY212 automatically performs cable crossover (MDI-X). The supported pair-mappings detectable and correctable by the device are listed in [Table 12](#).

The purpose is to compensate for any non-standard (ANSI TIA/EIA-568-A:1995) cabling, as well as both straight-through and crossover cable connections: the GPY212 automatically detects and corrects any crossed cable configuration (transmit-receive pairing between partners does not match). The auto-crossover function is fully compliant with IEEE 802.3, Clause 40.4.4 [2], in 1000BASE-T and 2500BASE-T mode.

The corrections applied are indicated in the following register: PMA\_MGBT\_POLARITY (register 1.130) and are valid when auto-negotiation is complete.

**Table 12 Supported Twisted Pair Mappings on a CAT5 or Better Cable**

<b>Crossover Modes on RJ45<sup>1)</sup></b>		<b>RJ45 Pinning</b>							
<b>Mode</b>	<b>Description</b>	<b>1</b>	<b>2</b>	<b>3</b>	<b>4</b>	<b>5</b>	<b>6</b>	<b>7</b>	<b>8</b>
11	Straight cable, standard compliant	TPIAP <b>(A+)</b>	TPIAN <b>(A-)</b>	TPIBP <b>(B+)</b>	TPICP <b>(C+)</b>	TPICN <b>(C-)</b>	TPIBN <b>(B-)</b>	TPIDP <b>(D+)</b>	TPIDN <b>(D-)</b>
00	Full Gigabit Ethernet MDI-X This is the standard compliant MDI-X with pair A-B swapped and pair C-D swapped	TPIBP <b>(B+)</b>	TPIBN <b>(B-)</b>	TPIAP <b>(A+)</b>	TPIDP <b>(D+)</b>	TPIDN <b>(D-)</b>	TPIAN <b>(A-)</b>	TPICP <b>(C+)</b>	TPICN <b>(C-)</b>

1) Pin assignment according to TIA/EIA-568-A/B

### 3.3.7 RJ45 Tap Up or Tap Down Configuration

The RJ45 plug on the system PCB can be soldered with the tap up or down as illustrated in [Figure 7](#).

The difference between tap up and tap down is a swap in position between A and D. The pin strap PS\_RJ45\_TAP allows the system designer to perform this configuration. As a result, a PCB layout does not need to be modified when a RJ45 tap up or down socket needs to be mounted.





Figure 7 RJ45 Tap Up or Tap Down Configuration



### 3.3.8 Wake-on-LAN (WoL)

The GPY212 supports Wake-on-LAN. It generates an interrupt to an external controller when it detects special WoL Ethernet packets. This allows the controller to enter sleep mode if there is no Ethernet traffic to process, and be woken up when traffic starts. WoL packets are detected for all link speeds. This scenario is shown in [Figure 8](#).



**Figure 8** Block Diagram of WoL Application

The most commonly used WoL packet is called a magic packet. A magic packet contains the MAC address of the device to be woken up as well as, optionally, a password called SecureON. The MAC address and the optional SecureOn password relevant for the WoL logic inside the GPY212 can be configured in the WOL MDIO registers in “Vendor Specific 2” VSPEC2 MMD device described in [Chapter 4](#). When such a configured magic packet is received by the GPY212, an MDINT interrupt is issued.

An example programming sequence for these configuration registers is given in [Table 13](#).

**Table 13** Programming Sequence for the Wake-on-LAN Functionality

Step	Register Access	Remark
1	MDIO.MMD.WOLAD01 = EEFF <sub>H</sub>	Program the fifth and sixth MAC address bytes
2	MDIO.MMD.WOLAD23 = CCDD <sub>H</sub>	Program the third and fourth MAC address bytes
3	MDIO.MMD.WOLAD45 = AAB <sub>H</sub>	Program the first and second MAC address bytes
4	MDIO.MMD.WOLPW01 = 4455 <sub>H</sub>	Program the fifth and sixth SecureON password bytes
5	MDIO.MMD.WOLPW23 = 2233 <sub>H</sub>	Program the third and fourth SecureON password bytes
6	MDIO.MMD.WOLPW45 = 0011 <sub>H</sub>	Program the first and second SecureON password bytes
7	MDIO.PHY.IMASK.WOL = 1 <sub>B</sub>	Enable the Wake-on-LAN interrupt mask
8	MDIO.MMD.WOLCTRL.WOL.EN = 1 <sub>B</sub>	Enable Wake-on-LAN functionality

### **3.4 SGMII Interface**

The GPY212 implements a serial data interface, called SGMII or SerDes, to connect to another chip implementing the MAC layer (MAC SoC). The data rates supported by the SGMII interface are the same as for the TPI (10 Mbit/s, 100 Mbit/s, 1 Gbit/s, or 2.5 Gbit/s). These rates correspond to baud rates of 1.25 Gbaud (for 10/100/1000 Mbit/s using data repetition), and 3.125 Gbaud (for 2.5 Gbit/s).


#### **3.4.1 SGMII Control and Status Registers**

The GPY212 API [9] describing the driver software executed on the MAC SoC must be followed to configure the SGMII interface.

The MAC SoC can use MDIO registers to retrieve the GPY212 TPI and SGMII status.

The API controls the SGMII interface using 2 MDIO registers described , as shown in **Figure 9**:

- VSPEC1\_SGMII\_CTRL is used to enable and configure the SGMI auto-negotiation or force a link configuration. Programming this register is optional as the SGMII interface comes up in a default configuration after reset that does not need any additional control from the STA. The STA can also control the SGMII reset, SGMII powerdown or SGMII loop back using this register. Until SGMII is in powerdown (VSPEC1\_SGMII\_CTRL.PD = 1) state, programming to other bits on VSPEC1\_SGMII\_CTRL register is ignored.
- VSPEC1\_SGMII\_STAT is a read-only register that can be used by the STA to retrieve the SGMII link status, data rate and auto-negotiation completion status.



### **Operating Procedure**

SoC is responsible for monitoring PHY\_ISTAT events, TPI data rate and link status:  
 LSTC: PHY link status change with new status indicated in STD\_STAT.LS  
 LSPC: PHY link speed change with new TPI speed indicated in PHY\_MIISTAT.DR

The GPY PHY side SGMII is set up by the GPY at the same speed as the TPI link.  
 The MAC SoC is responsible for programming the MAC side SGMII at the matching speed.

### **PHY\_ISTAT event fields in PHY\_ISTAT MDIO register:**

- LSTC: Link state change
- LSPC: Link speed change
- DXMC: Duplex mode change
- MDIXC: MDIX change, polarity change
- ADSC: Auto-downspeed event
- TEMP: PVT Sensor Event
- ULP: Low Power Event
- LOR: Sync E loss of reference
- ANCE: ANEG complete or ANEG Error
- NPRX/NPTX: ANEG Next Page RX or TX
- MSRE: Master Slave Resolution Error
- WOL: Wake-on-LAN event

**Figure 9 GPY212 SGMII Configuration and Status Registers**

### 3.4.2 SGMII Configuration at Power Up

The GPY212 SGMII interface is configured to operate automatically after reset. The STA does not have to change the register VSPEC1\_SGMII\_CTRL to operate in this default mode:

- SGMII auto-negotiation is enabled
- The TPI configuration after link up defines the SGMII PHY side configuration. The MAC side SoC must configure its SGMII MAC side interface to match the GPY212 PHY side configuration, as explained in [Chapter 3.4.3](#), [Chapter 3.4.4](#), and [Chapter 3.4.5](#)

### 3.4.3 SGMII PHY Side Setup According to TPI Setup

The GPY212 PHY side SGMII is set up by the GPY212 at the same speed as the twisted pair interface (TPI) link. To operate the GPY212 in this mode VSPEC1\_SGMII\_CTRL.FIXED2G5 must be programmed to 0 (default value is 0). This is the default mode.

When a link status changes on the TPI (up/down and speed change), the GPY212 reconfigures its SGMII automatically. In particular, the SGMII clock is changed when the speed changes from 2500 Mbit/s to lower speeds, or vice-versa.

### 3.4.4 SGMII PHY Side Setup Fixed irrespective to TPI Setup

The GPY212 PHY side SGMII is fixed to 2.5G mode irrespective of the twisted pair interface (TPI) link. To operate the GPY212 in this mode VSPEC1\_SGMII\_CTRL.FIXED2G5 must be programmed to 1 (default value is 0).

When GPY212 intends to operate in this mode, recommendation is to switch to this mode by programming VSPEC1\_SGMII\_CTRL.FIXED2G5 to 1 when the MDIO interface is available after the power-up. When a link status changes on the TPI (up/down and speed change), the SGMII on GPY212 will be operating on 2.5G speed. To alleviate the packet drops due to rate mismatch on SGMII and TPI link, the host MAC must enable flow control to detect and react to the PAUSE frames generated by PHY. In this mode, an internal buffer path is enabled and hence there will be latency introduced in this mode of operation.

### 3.4.5 SGMII MAC Side Setup by MAC SoC

The MAC SoC (STA) is responsible for monitoring the PHY\_STAT events, which indicate TPI data rate and link status. The MAC SoC can monitor link status or link speed changes using the following three possible methods:

- Using the MDIO interface MDINT interrupt and reading the associated event
- Using the MDIO interface polling (reading) of the link status register STD\_STAT.LS
- Using the restart of the SGMII ANEG which conveys the new link parameters. In this case, the SGMII Cisco\* ANEG must be enabled after power up.

In all three cases:

- The GPY212 reconfigures the PHY side SGMII to match the TPI setup
- The MAC SoC must set up the MAC side SGMII to match the PHY side SGMII

### 3.4.6 SGMII Link Monitoring by MAC SoC

The GPY212 indicates its interface status using the following registers, as indicated in [Figure 9](#):

- MDIO register PHY\_MIISTAT to indicate the TPI status
- MDIO register SGMII\_STAT to indicate the SGMII status

A change of status on the TPI can be indicated by the MDIO interrupt MDINT. MDINT is generated if the STA has programmed the event mask in the PHY\_IMASK register corresponding to any of the following events occurring on the TPI:

- LSTC: Link state change
- LSPC: Link speed change
- DXMC: Duplex mode change
- MDIXC: MDIX change, polarity
- ADSC: Auto-downspeed event
- TEMP: PVT Sensor Event
- ULP: Low Power Event
- LOR: Sync E loss of reference
- ANCE: ANEG complete or ANEG error
- NPRX/NPTX: ANEG next page RX or TX
- MSRE: Master Slave Resolution Error
- WOL: Wake-on-LAN

The MDINT signal is deasserted by the GPY212 when the MAC SoC STA performs a READ access to the MDIO register PHY\_ISTAT.

The events relevant to the TPI status that are useful for monitoring SGMII are LSTC and LSPC.

#### 3.4.6.1 Actions on TPI Link Down / Link Up Status Change

The GPY212 does not systematically bring the SGMII link down when the TPI link is down.

The STA can read the status on each side (SGMII and TPI) and make the appropriate decision about the SGMII link down.

For example, if the TPI status is in link down for too long, the STA can take the decision to also power down the SGMII.

#### 3.4.6.2 New TPI Link Up at Same Speed

The following scenario describes a transition on TPI that does not require any restart or change of mode on SGMII:

- SGMII is set to a specific speed and SGMII link is up
- TPI goes to link down – and link up
- When TPI is down, the SGMII side is transmitting Idle packets
- TPI links up at the same speed as before

In these cases, the GPY212 does not reprogram the PHY side SGMII.

#### 3.4.6.3 Change of Speed After a New Link Up on TPI

The following scenario describes a transition on TPI that requires a change of mode on SGMII:

As a PHY side SGMII controller, the GPY212 enforces the speed on the MAC side SGMII.

For a change in TPI speed within the [10/100/1000 Mbit/s] rate subset, there is no change in baud speed on SGMII:

- New TPI configuration is reflected in the MDIO status registers and the MDINT interrupt is triggered to indicate the change as explained in [Chapter 3.4.6](#).
- GPY212 programs its SGMII to the new speed. In particular, for speeds 10 and 100 Mbit/s, the GPY212 SGMII PCS performs data repetition by 100x and 10 x respectively.

---

**Functional Description**

- SGMII lane clock remains unchanged at 1.25 Gbaud clock speed.
- If Cisco ANEG is enabled, the GPY212 conveys the changed speed parameters by restarting SGMII ANEG.
- If Cisco ANEG is disabled, the GPY212 changes the SGMII configuration immediately and expects the MAC SoC to monitor the link change and match the same configuration.

For a change in data speed from the SGMII subset [10/100/100 Mbit/s] to SGMII\* subset [2500 Mbit/s], there is a need to change the SGMII lane baud speed to the over clocked 3.125 Gbaud:

- New TPI configuration is reflected in the MDIO status registers and the MDINT interrupt is triggered to indicate the change as explained in [Chapter 3.4.6](#).
- GPY212 reprograms its SGMII to the 3.125 Gbaud clock speed.
- If Cisco ANEG is enabled, the GPY212 conveys the changed speed parameters by restarting SGMII ANEG.
- If Cisco ANEG is disabled, the GPY212 changes the SGMII configuration immediately and expects the MAC SoC to monitor the link change and match the same configuration.
- The MAC SoC reconfigure its MAC side SGMII to the new baud rate.

### 3.4.7 Auto-negotiation Modes Supported by SGMII

Two modes are supported for the SGMII auto-negotiation protocol:

- Cisco\* Serial-GMII Specification 1.8 [4]
- 1000BX IEEE 802.3 following IEEE Clause 37 [2]

The information exchange mechanism of ANEG is the same in both modes, but the parameters communicated are slightly different. The 1000BX scheme allows for some parameters to be aligned with the highest common capability between the two sides of the SerDes. The Cisco\* SGMII scheme uses the protocol to communicate the configuration requested by the PHY side SGMII to the MAC side SGMII (e.g. speed request); it is a one-way request.

The parameters communicated by the Cisco\* ANEG protocol [4] from SGMII-PHY to SGMII-MAC are:

- Link Up or Link Down indication (reflects the TPI status)
- Half Duplex or Full Duplex mode
- Data rate (standard only supports 10 Mbit/s to 1000 Mbit/s)
- EEE capability support
- EEE Clock Stop capability support

The parameters exchanged by the 1000BX ANEG protocol [2] are:

- Remote fault
- Pause support and mode (symmetrical or asymmetrical)
- Half Duplex or Full Duplex

The Cisco\* ANEG protocol is recommended for a standard application.

#### 3.4.7.1 Enabling SGMII Auto-negotiation Mode

SGMII auto-negotiation is ON at power up. ANEG can be enabled/disabled by setting register field VSPEC1\_SGMII\_CTRL.ANEN. In the default case:

- GPY212 PHY side SGMII is configured by GPY212 to match the TPI link configuration.
- GPY212 uses ANEG to convey the new link parameters to the MAC SoC.
- MAC SoC MAC side SGMII must be configured by the MAC SoC to match the GPY212 PHY side SGMII configuration.

### 3.5 LED Interface

#### 3.5.1 LED

The GPY212 allows 4 LEDs to be used for visual status indication. Each pin can drive a single color LED or dual color LED.

#### 3.5.2 LED Configuration

The GPY212 API [9] describing the driver software executed on the MAC SoC must be followed to configure this interface.

In single color mode, the external LED can be connected to either the ground or to power as shown in Figure 10. The “power” mode is only supported for single color LEDs.

The connection of single and dual color LEDs, when the pin is also used for pin strapping, is illustrated in Figure 11 and Figure 12.






Figure 10 LED Connection Options to Ground or Power Supply





**Figure 11 Connection of a Dual Color LED and Configuring Pin Strap Value**



**Figure 12 Connection of a Single Color LED and Configuring Pin Strap Value**

### 3.5.3 LED Brightness Control

There are two LED brightness modes configurable by the GPY API, based on the system requirement.

- LED Brightness Level Max Mode  
 Fixed level signal (no pulses) for maximum brightness which can also be used as control signal for other purposes.
- LED Brightness Level Control Mode (Constant Mode)  
 Allows the configuration of 16 levels of LED brightness as described in [Brightness Control](#).

#### Brightness Control

This block controls the brightness of the LED by way of controlling the time duration the LED is ON/OFF, and due to persistence of the eye, LED brightness will be perceived. When LED is off, the output is disabled. When LED is on, the output is enabled. Brightness control controls the LED output enable directly.

As show in [Figure 13](#), brightness control frequency is 100Hz. Each period is divided into 64 slots.

When LED brightness control is disabled, LED is enabled in all 64 slots.

When LED brightness control is enabled, LED is enabled for consecutive n slots. n is determined by brightness level configured. LED output is disabled in the 64th slot.



Figure 13 LED Brightness Control By Controlling LED Output Enable/Disable

## 3.6 Precision Time Protocol (PTP) Feature

### 3.6.1 PTP Feature Purpose

The GPY212 provides support for Precision Time Protocol (according to PTP Protocol IEEE 1588 Version 2, IEEE 802.1as, and IEEE P802.3bf), which is used to precisely synchronize clocks at the system level. The station manager (STA) can select the GPC1 or GPC2 alternate functions to input a time stamp synchronization request signal (TsSync). For each edge transition on TsSync signal, the GPY212 captures a time stamp. Alternatively, for more precision, the GPY212 supports hardware assisted physical layer time stamping. In this case the TsSync is triggered by the physical layer.

The time stamp is inserted in a PTP event message. The PTP protocol is executed by the STA at the OSI layer above UDP/ IP or MAC layer. The PTP protocol can choose 1-step or 2-step time stamping, and both are supported by the GPY212:

- 2-step time stamping: This scheme uses a Follow\_Up message to carry the time stamp of the corresponding sync message. The time stamp is not inserted in the sync message on the fly when the packet is being transmitted, but later in the next PTP message. This scheme allows the GPY212 to perform the hardware assisted precise time stamping capture, using the PHY layer to precisely indicate when the packet Start-of-Frame Delimiter (SFD) symbol is sent out or received on the physical layer. The time stamp, together with the corresponding packet CRC is stored in a memory area on the GPY212. The STA reads this time stamp using the MDIO interface.
- 1-step time stamping: This scheme is used to reduce the number of PTP messages. In this scheme, the GPY212 MAC inserts the time stamp in the sync message on the fly when it passes through the GPY MAC layer. The GPY212 inserts the time stamp in the PTP sync message on the fly.

Special care must be taken at the system level configuration to ensure that the MACsec feature is configured to disable the encryption of PTP time stamp packets, when both PTP and MACsec are enabled concurrently.

### 3.6.2 PTP Feature Configuration

The GPY212 API [9] describing the driver software executed on the MAC SoC must be followed to configure this feature.

The following steps are used by the API to configure and enable the 1588 feature:

- [Optionally] STA selects GPC1 or GPC2 to be used to input the TsSync, using the GPIO configuration API. This is not required if 2-step PTP mode is chosen, because in that case the TsSync is generated internally by the GPY212 physical layer.
- STA selects 1-step or 2-step PTP mode .
- STA enables 1588 feature: this triggers the GPY212 firmware to configure the internal GMAC and Packet Manager to capture the time stamps of the PTP packets.

## **3.7 Pulse Per Second (PPS) Feature**

### **3.7.1 PPS Feature Purpose**

The GPY212 provides support for PPS signal generation. This can be used at the system level to synchronize various chips. The general purpose clock pins GPC1 and GPC2 can be configured for this purpose.

### **3.7.2 PPS Feature Configuration**

The GPY212 API [\[9\]](#) describing the driver software executed on the MAC SoC must be followed to configure this feature.

The following steps are used by the API to configure and enable the PPS feature:

- Optionally, STA uses the configuration API to configure the desired PPS frequency. By default, it is 1 second.
- STA enables the PPS feature . This triggers the GPY212 firmware to configure the GPY212 to output a PPS signal on the selected GPC1 or GPC2.

## **3.8 Smart-AZ Feature**

The Smart-AZ feature is relevant when the GPY212 is connected to a MAC SoC that does not implement the EEE feature in its MAC layer. In this case, the MAC SoC cannot initiate a transition to the low-power idle state.

To alleviate the limitation of such a MAC SoC, the GPY212 detects the conditions that may lead to low-power idle and generates the control messages to enter EEE mode in accordance with the IEEE 802.3az standard.

The Smart-AZ feature is always enabled.

### 3.9 MACsec Feature

The GPY212 supports the following MACsec features:

- Compliance to IEEE 802.1AE, IEEE 802.1AEbn and IEEE 802.1AEbw standards
- AES-256 and AES-128 encryption and decryption in both RX and TX directions
- 16 MACsec security channels (SCs) and 32 MACsec associations (SAs)
- The following modes per security association:
  - Integrity check mode only
  - Both confidentiality (data payload encryption) and integrity check mode
- RX non-MACsec packet filtering mode:
  - Forward all packets with Ethernet type different to MACsec type.
- RX MACsec association lookup:
  - If MACsec is enabled, lookup is based on SCI+AN for packets with MACsec tag. If SCI+AN is found, then the packet association is found. The packets with unknown association are forwarded.
  - Unknown association packets are marked with "MACsec unknown" status and counted.
  - There is corresponding MACsec configuration (security mode, key etc) for each association.
  - MACsec tag and ICV (Integrity Check Value) fields are stripped.
- TX MACsec association lookup:
  - With special tag mode, the security channel and MACsec enable/bypass are configurable based on bit 5:0 of the byte 5 in special tag and the packet header.
  - Without special tag mode, the security channel and enable/bypass is based on packet header lookup.
  - There is corresponding MACsec configuration (MACsec enable, security mode etc) for each association.
- MACsec counters:
  - Number of Integrity Check Value (ICV) failed packets
  - Number of MACsec unknown association packets (excluding ICV failed packets)
  - Number of MACsec bypass packets
  - Number of total packets

#### 3.9.1 MACsec Purpose

The GPY212 integrates MACsec frame processing engine hardware to execute MACsec frame transformation along with frame classification and statistic counter updates.

The MACsec engine operates in conjunction with a MACsec driver executed on the MAC SoC. The upper layers of the MACsec protocol in charge of key provisioning are under the control of the MAC SoC.

#### 3.9.2 MACsec Feature Usage

The feature is relevant when the GPY212 is connected to a MAC SoC that does not support MACsec in its Layer-2. In this case, the GPY212 performs the MACsec data transformations that are normally performed by the SoC. The MACsec driver is part of the MAC SoC API software documented in the GPY212 API [9]. The MACsec feature is enabled by default in the GPY212 chip variant. It can be disabled by the API.

**Attention: However, to use this feature in GPY212, the host SoC must send the key for MACsec (Secure Association Key - SA Key) in plain text to the GPY212. Hence, this SA Key is exposed on MDIO bus between the host SoC and GPY212. In environments where this plain access to the MACsec SA Key is a concern, it is recommended to use the host SoC to perform the complete end-to-end MACsec encryption/ decryption.**

### 3.9.3 MACsec Engine Control API Executed on MAC SoC

The MACsec engine on the GPY212 is controlled by a MACsec driver executed on the MAC SoC. The control interface is the MDIO.

***Attention: When using MACsec, the host MAC must be configured to accept under-size packets. This includes, for example, control words like ARP, PING with correct CRC, which are per se shorter than 64B prior to encryption.***

### 3.10 Power Management


This chapter describes the power management functions of the GPY212.

#### 3.10.1 Power States

**Figure 14** illustrates the power states and transition of the GPY212. In this state diagram, the (0.11) syntax corresponds to the value of bit 11 from register 0 in device 0. This is the “PD” power down bit in MDIO STD\_CTRL described in **Chapter 4**. The station management can use this STD\_CTRL.PD field to bring the physical interface to SLEEP state.

The other states are automatically entered by the GPY212 depending on the context, and following the Energy Efficient Ethernet protocol. This is done without need for any intervention from STA.

Acronyms “NLP” and “FLP” respectively mean “Normal Link Pulse” and “Fast Link Pulse”. These pulses are received on the twisted pair interface from a link partner and used to wake up the GPY212 and enter auto-negotiation.



**Figure 14 State Diagram for Power Down State Management**

#### 3.10.2 RESET Power Up

This is the state in which the GPY212 starts up after either a hardware reset or power up. Once initialized, the GPY212 will always transition to SCAN state.

#### 3.10.3 SLEEP State

The SLEEP state is entered by setting “power down” bit 11 of the MDIO standard register STD\_CTRL (0.11) to logic 1, regardless of the current state of the device. The SLEEP state corresponds to power down as specified in IEEE 802.3, Clause 22.2.4.1.5. Some signal processing blocks are stopped to save energy, but the GPY212 still responds to MDIO messages. The SGMII interface to the MAC SoC is switched off as well.

The SLEEP state exit is triggered by setting the MDIO standard register (0.11), which generates a transition to SCAN state.

### 3.10.4 SCAN State

The SCAN state differs from the SLEEP state because the receiver periodically scans for signal energy or FLP bursts on the twisted pair interface. There is no transmission in this state. If a FLP burst is received, the GPY212 enters the auto-negotiation protocol to exchange capabilities with the link partner and establish a data link in NORMAL state.

### 3.10.5 PING State

The PING state is similar to the SCAN state except that the transceiver transmits an FLP burst onto the TPI for a programmable amount of time. This is used to wake potential link partners from the power down state. This state corresponds to the state of “ANEG” described in Clause 28 of the IEEE standard [2].

### 3.10.6 ULP State

This ultra-low power state is supported in the internal DCDC SVR configuration. This feature is not supported in external supply of the  $V_{LOW}$  domain.


Ultra-low power (ULP) state in GPY212 is enabled by configuring MDIO register PHY\_CTL2.ULP. The ULP state is entered automatically when there is no Ethernet cable connected to the GPY212. The GPY212 firmware detects this condition when no energy or FLP is present on the twisted pair interface and enters the ULP state. It is intended to set the GPY212 into maximum power saving state. In this state, most digital domains are powered down. Only a minimal amount of circuitry (analog/digital) operates to detect signal energy on the receiver of one twisted pair interface and trigger a wake-up.

When GPY212 is in ULP state, the STA does not have access to the MDIO/MMD registers.

The ULP state is exited upon detection of signal energy on the twisted pair (either NLP or FLP). The GPY212 transitions to the RESET Power Up state automatically. The STA host can also trigger an ULP state exit by applying a reset sequence on the GPY212 using HRSTN pin.

The STA host can be informed of the ULP entry condition and can choose to acknowledge it before granting ULP entry. By setting PHY\_IMASK.ULP bit to ACTIVE, the STA requests the MDINT interrupt from GPY212 when the entry conditions are met. If PHY\_CTL2.ULP\_STA\_BLOCK is ON then GPY212 will enter ULP only after STA reads the interrupt status register PHY\_ISTAT else the entry to ULP is unconditional. All the ULP related control bits and communication mechanism between STA and GPY is shown in the flowchart in [Figure 15](#).





**Figure 15 ULP Sequence**

**Table 14 ULP State Entry and Exit Sequence**

Step	State	Remark
1	ACTIVE state, the ULP feature is enabled by programming PHY_CTL2.ULP = 1, if the Internal DCDC is used.	Use MDIO register PHY_CTL2.ULP to enable / disable the ULP feature. With External DCDC, PHY_CTL2.ULP must always be disabled.
2	ANEG, Ability Detect state	The firmware detects that no energy is seen on the cable when no FLP is received for a long period of time. This time can be configured with register: VSPEC1_NBT_DS_CTRL.NRG_RST_CNT (value to program = time in seconds). Default time is 4 seconds (VSPEC1_NBT_DS_CTRL.NRG_RST_CNT = 4).
3	ULP Entry	GPY212 saves MDIO ULP persistent registers. GPY212 Internal DCDC SVR ramps down the VDD.

**Table 14 ULP State Entry and Exit Sequence** (cont'd)

Step	State	Remark
4	ULP State	Power consumption is saved in this state. GPY212 listen to energy pulses from Link Partner ANEG as a condition to trigger ULP exit. Only a minimal amount of circuitry operates to detect signal energy on TPI and trigger a wake-up. GPY212 GPIOs, LEDs and MDIO interface are disabled.
5	ULP Exit, based on Energy detected on cable. (Option 1)	Internal DCDC SVR ramps up the VDD. GPY212 restores the MDIO ULP persistent registers. The STA is responsible to restore any custom MDIO information that were not saved in the group of ULP persistent registers.
6	ULP Exit, based on HRSTN request from STA. (Option 2)	The STA can also request a ULP exit by sending a reset sequence using HRSTN. In this case, the ULP MDIO persistent registers cannot be used, and the GPY212 re-starts from its default MDIO register configuration. The STA must reprogram any MDIO specific configuration.
7	ANEG, LINK-UP and ACTIVE	GPY212 operates in Normal Power Modes.

The list of persistent MDIO register saved and restored during ULP entry-exit is detailed in [Table 15](#) below:

**Table 15 ULP Persistent Registers**

S.No	Register/Register Field	S.No	Register/Register Field	S.No	Register/Register Field
1	STD_CTRL.SSM	16	PHY_CTL1.POLB	31	VSPEC1_SGMII_CTRL.SSM
2	STD_CTRL.DPLX	17	PHY_CTL1.POLC	32	VSPEC1_SGMII_CTRL.EEE_CAP
3	STD_CTRL.ANEN	18	PHY_CTL1.POLD	33	VSPEC1_SGMII_CTRL.DPLX
4	STD_CTRL.SSL	19	ANEG_CTRL.ANEG_ENAB	34	VSPEC1_SGMII_CTRL.RXIN V
5	STD_AN_ADV.TAF	20	ANEG_MGBT_AN_CTRL.LDL	35	VSPEC1_SGMII_CTRL.ANEN
6	STD_AN_ADV.XNP	21	ANEG_MGBT_AN_CTRL.FR	36	VSPEC1_SGMII_CTRL.SSL
7	STD_GCTRL.MBTHD	22	ANEG_MGBT_AN_CTRL.FR2G5 BT	37	VSPEC1_NBT_DS_CTRL.NO_NRG_RST
8	STD_GCTRL.MBTFD	23	ANEG_MGBT_AN_CTRL.AB2G5 BT	38	VSPEC1_NBT_DS_CTRL.DO_WNSHIFTEN
9	STD_GCTRL.MS	24	ANEG_MGBT_AN_CTRL.PT	39	VSPEC1_NBT_DS_CTRL.DO_WNSHIFT_THR
10	STD_GCTRL.MSEN	25	ANEG_MGBT_AN_CTRL.MS_M AN_EN	40	VSPEC1_NBT_DS_CTRL.NRG_RST_CNT
11	PHY_IMASK	26	ANEG_MGBT_AN_CTRL.MSCV	41	VSPEC1_PM_CTRL
12	PHY_CTL1.AMDIX	27	ANEG_EEE_AN_ADV1.EEE_100 BTX	42	VSPEC1_LED0
13	PHY_CTL1.MDIAB	28	ANEG_EEE_AN_ADV1.EEE_100 0BT	43	VSPEC1_LED1
14	PHY_CTL1.MDICD	29	ANEG_EEE_AN_ADV2.EEE2G5	44	VSPEC1_LED2

**Table 15 ULP Persistent Registers**


S.No	Register/Register Field	S.No	Register/Register Field	S.No	Register/Register Field
15	PHY_CTL1.POLA	30	VSPEC1_SGMII_CTRL.ANMODE	45	VSPEC1_LED3
				46	VSPEC1_SGMII_CTRL.SGMII_FIXED2G5

### 3.10.7 NORMAL State

The NORMAL state is used to establish and maintain a link connection. If a connection is dropped, the GPY212 moves back into SCAN state.

### 3.10.8 Low-Power IDLE State: Energy-Efficient Ethernet

The IEEE 802.3 standard [2] describes the Energy-Efficient Ethernet (EEE) operation that is supported by the GPY212. EEE is supported in the various speeds of 10BASE-T<sub>e</sub>, 100BASE-TX, 1000BASE-T, and 2.5GBASE-T. The general idea of EEE is to save power during periods of low link utilization. Instead of sending active idle data, the transmitters are switched off for a short period of time. This is called the quiet period in the standard. The link is kept active by means of a frequent refresh cycle initiated by the PHY itself during low power state. This sequence is repeated until a wake request is generated by one of the link partner MACs. GPY212 follows the IEEE 802.3 standard regarding EEE. The principle is shown in Figure 16. This state is entered automatically when the low-power idle conditions are met.



**Figure 16 EEE Low-Power Idle Sequence**

### 3.11 Field Firmware Upgrade (FFU)

The GPY212 provides a Firmware Field Upgrade (FFU) feature, that allows feature and functional enhancements of the GPY212 in the field.

Initially, the GPY212 is provided with a permanent on-chip firmware image in a one-time programmable memory (OTP).

With a low-cost serial flash connected to the GPY212's SPI interface, a new firmware image can be downloaded over the GPY212 to the Flash and the GPY212 can fetch the upgraded firmware from this Flash after a reboot.

For security reasons, the GPY212 will only accept firmware images, which are electronically signed by MaxLinear.

In case a Flash image cannot be authenticated by the GPY212 or a Flash image download is aborted or fails, the GPY212 will default to run from the internal firmware image in OTP.

The GPY API [9] describing the driver software executed on the MAC SoC must be followed to execute this feature. It provides information on the update process and which actions are required in the MAC SoC application.

---

### Functional Description

Security features to prevent rollback of image to a previous version (Flash Anti-Rollback) and to prevent flash wear-out due to too frequent update (Flash Anti-wear out) are not supported within the GPY212. If the system (SoC) to which the GPY212 is attached, mandates such features, they can be supported by the system.

- The host software is expected to verify a firmware before downloading it to the flash, and that the version number of the new firmware is higher than the one installed.
- The system is also expected to ensure that a firmware is only installed when there is a new firmware available and not, for instance, after every reboot.
- Flash memory components typically support a minimum of 100,000 erase/program cycles, so flash wear-out is unlikely. However, ensuring a minimum interval between flash updates decreases the likelihood of wear-out. An interval of 1 hour sets the minimal time of wear-out to more than 11 years.

## 4 MDIO and MMD Register Interface Description

The following sections describe the MDIO and MMD registers, which are standardized by IEEE 802.3 [2] and [3], and available to support the GPY212 feature set. These registers can be accessed by an external management entity (also called STA in IEEE) to control, configure or read the status of the GPY212. After power-on, the GPY212 resets the MDIO and MMD registers to default values that are sufficient to operate without specific programming.

All the register definitions, behaviors and fields are strictly compliant with the IEEE 802.3 [2] and [3]. Refer to IEEE 802.3 for more detailed explanations of the registers. The only registers that are not referenced in IEEE 802.3 are two register groups that are “vendor specific”: VSPEC1 and VSPEC2. These allow custom functions related to the GPY212. In the register descriptions, the section or table references refer to the IEEE 802.3 [2] and [3] documents.

### 4.1 Definitions

The following acronyms are used in the IEEE 802.3 standard and commonly used in the Ethernet technical domain:

- **STA:** Station Management. A host connected to the MDIO interface. STAs are generally Media Access Controllers (MACs). The STA drives the MDIO bus as a clock master and the GPY212 is MDIO slave.
- **Host:** Used as a synonym of STA in this document.
- **PHY:** Physical Layer. In the GPY212 this encompasses Analog Signal Processing, Digital Signal Processing, PCS. The PHY contains several sub-layers that are individually manageable entities known as MDIO manageable devices (MMDs).
- **MMD:** MDIO Manageable Device. The list of MMDs available in the GPY212 is in [Chapter 4.3](#).
- **Device:** In the context of MDIO/MMD registers, a device is a register bank grouped by logical sub-layers of the PHY layer.
- **Clause:** Refers to a particular section of the IEEE 802.3 standard [2] and [3]. In particular Clause 22 describes MDIO device 0, and Clause 45 describes the other MMDs.
- **MII:** Media Independent Interface. This encompasses the MDIO as well as the (G)MII as described in Clause 22. STD registers in device 0 are also called MII registers.

## 4.2 Register Naming and Numbering

The register numbering convention in this document is similar to that of IEEE 802.3:

The numbering syntax uses 3 numbers “a.b.c” as specified in IEEE 802.3 paragraph 45.1, and the notation is generalized to Clause 22 registers in device 0 “STD”. The alphanumeric syntax also uses the same structure and uses the names of the MMD devices, registers and register fields separated by underscore and dot as described below.

### 4.2.1 Register Numbering

The syntax is as follows, with a, b, c written as decimal numbers:

a.b.c = <DEVICE\_NUMBER>.<REGISTER\_NUMBER>.<FIELD\_NUMBER>

When the last indicator (c) is omitted, the register numbering refers to the full register.

When a field is more than a single bit, the bit range is indicated using a semicolon (e.g. 1:3 is the field of bits 1 to 3). In an MDIO register, the least significant bit is bit 0 and most significant bit is bit 15. All MDIO registers are 16 bit wide.

### 4.2.2 Register Naming

The syntax is as follows, with AA, BB, CC written as alphanumeric strings:

AA.BB.CC = <DEVICE\_NAME>\_<REGISTER\_NAME>.<FIELD\_NAME>

When the last indicator (CC) is omitted, the register naming refers to the full register.

The fields named Res, RES1, RES2 refer to reserved fields as per IEEE 802.3 documents.

### 4.2.3 Examples

STD\_STAT.ANOK is the name of the field 0.1.5, which indicates auto-negotiation complete.

ANEG\_CTRL.ANEG\_RESTART is the name of the field 7.0.9, which allows the STA to restart the Ethernet ANEG procedure.

ANEG\_PHYID1 is the complete 16-bit register number 7.2, for the PHY identifier 1 number.

VSPEC1\_LED1.BLINKS is the 4-bit wide field number 30.2.15:12, which contains LED1 slow blinking configuration.

### 4.3 MMD Devices Present in GPY212

The MMD devices implement groups of standardized registers under the management of the STA. They are defined in IEEE 802.3.

**Table 16 MDIO / MMD Devices Present in GPY212**

MDIO / MMD Name	Device Number (decimal)	Description
STD	0	MDIO Standard Device as described in Clause 22. This also contains a number of PHY registers that are GPY212 specific.
PMAPMD	1	Control and status registers related to PMA/PMD signal processing modules.
PCS	3	Control and status registers related to PCS encoding/decoding device.
ANEG	7	Control and status registers related to auto-negotiation device.
VSPEC1	30	GPY212-specific LED control and GPY212 SGMII control.
VSPEC2	31	GPY212-specific Wake-on-LAN control.

### 4.4 Responsibilities of the STA

The GPY212 responds to all published register addresses for the device and returns a value of zero for undefined and unsupported registers.

As per IEEE 802.3 guidelines, it is the responsibility of the STA entity to ensure that mutually acceptable speeds are applied consistently across all the MMDs of the GPY212.

The GPY212 ignores writes to the PMA/PMD speed selection bits that select speeds which are not advertised in the PMA/PMD speed ability register. The PMA/PMD speed selection defaults to a supported ability.

### 4.5 MDIO Access Protocols to Read / Write Registers

All the MDIO/MMD registers can be accessed from an external chip connected to the MDIO bus on the MDIO and MDC pins. The GPY212 supports several MDIO frame protocols:

- Clause 22: To access Device 0
- Clause 22 Extended: To access other devices (Dev 1: PMAPMD, Dev 3: PCS, Dev7: ANEG, Dev 30: VSPEC1, DEV 31: VSPEC2) using the indirection scheme specified by IEEE 802.3.
- Clause 45: to access all devices

Both Clause 22 Extended and Clause 45 can be used to access MMD devices. However, the mechanism implemented in the GPY212 provides faster speeds using Clause 45, so there are some differences in latencies in the MDIO reply:

- Protocol "Clause 22 Extended" involves the GPY212 an indirection mechanism.
- Protocol "Clause 45" provides faster replies.

The Clause 22 registers can be accessed using the Clause 45 electrical interface and the Clause 22 management frame structure [IEEE 802.3 section 45.2].

## 5 MDIO Registers Detailed Description

**Table 17 Register Access Type**

<b>Mode</b>	<b>Symbol</b>
Status Register, (Status, or Ability Register)	RO
Read-Write Register, (e.g. MDIO Register)	RW
Read-Write, Self-Clearing Register (bit is cleared after read from MDIO)	RWSC



## 5.1 Standard Management Registers

This section describes the IEEE 802.3 standard management registers corresponding to Clause 22.

**Table 18 Registers Overview**

Register Short Name	Register Long Name	Reset Value
<a href="#">STD_CTRL</a>	STD Control (Register 0.0)	3040 <sub>H</sub>
<a href="#">STD_STAT</a>	Status Register (Register 0.1)	7949 <sub>H</sub>
<a href="#">STD_PHYID1</a>	PHY Identifier 1 (Register 0.2)	67C9 <sub>H</sub>
<a href="#">STD_PHYID2</a>	PHY Identifier 2 (Register 0.3)	DC00 <sub>H</sub> <sup>1)</sup>
<a href="#">STD_AN_ADV</a>	Auto-Negotiation Advertisement (Register 0.4)	0DE1 <sub>H</sub>
<a href="#">STD_AN_LPA</a>	Auto-Negotiation Link Partner Ability (Register 0.5)	11E0 <sub>H</sub>
<a href="#">STD_AN_EXP</a>	Auto-Negotiation Expansion (Register 0.6)	0064 <sub>H</sub>
<a href="#">STD_AN_NPTX</a>	Auto-Negotiation Next Page Transmit Register (Register 0.7)	2001 <sub>H</sub>
<a href="#">STD_AN_NPRX</a>	Auto-Negotiation Link Partner Received Next Page Register (Register 0.8)	0000 <sub>H</sub>
<a href="#">STD_GCTRL</a>	Gigabit Control Register (Register 0.9)	0200 <sub>H</sub>
<a href="#">STD_GSTAT</a>	Gigabit Status Register (Register 0.10)	0000 <sub>H</sub>
<a href="#">STD_MMDCTRL</a>	MMD Access Control Register (Register 0.13)	0000 <sub>H</sub>
<a href="#">STD_MMDDATA</a>	MMD Access Data Register (Register 0.14)	0000 <sub>H</sub>
<a href="#">STD_XSTAT</a>	Extended Status Register (Register 0.15)	2000 <sub>H</sub>

1) For the device specific reset value, refer to the Product Naming table in the [Package Outline](#) chapter.

### 5.1.1 Standard Management Registers

This chapter describes all registers of STD in detail.

#### STD Control (Register 0.0)

This register controls the main functions of the PHY.

IEEE Standard Register=0.0

STD_CTRL										Reset Value	
STD Control (Register 0.0)										3040 <sub>H</sub>	
15	14	13	12	11	10	9	8	7	6	5	0
<b>RST</b>	<b>LB</b>	<b>SSL</b>	<b>ANEN</b>	<b>PD</b>	<b>ISOL</b>	<b>ANRS</b>	<b>DPLX</b>	<b>COL</b>	<b>SSM</b>		<b>RES</b>
rwsc	rw	rw	rw	rw	rw	rwsc	rw	rw	rw		ro

Field	Bits	Type	Description
RST	15	RWSC	<p><b>Reset</b> Resets the PHY to its default state. Active links are terminated. Note that this is a self-clearing bit which is set to zero by the hardware after reset has been done. See also IEEE 802.3-2008 22.2.4.1.1.</p> <p>0<sub>B</sub>   <b>NORMAL</b> Normal operational mode 1<sub>B</sub>   <b>RESET</b> Resets the device</p>
LB	14	RW	<p><b>Loop-Back on GMII</b> This mode enables looping back of MII data (SGMII) from the transmit to the receive direction. No data is transmitted to the Ethernet PHY. The device operates at the selected speed. The collision signal remains de-asserted unless otherwise forced by the collision test.</p> <p>0<sub>B</sub>   <b>NORMAL</b> Normal operational mode 1<sub>B</sub>   <b>ENABLE</b> Closes the loop-back from TX to RX at xMII</p>
SSL	13	RW	<p><b>Forced Speed Selection LSB</b> This bit only takes effect when the auto-negotiation process is disabled, that is, bit ANEN is set to zero. This is the lower bit (LSB) of the forced speed selection. In conjunction with the higher bit (MSB) , the following encoding is valid: MSB LSB bit values: 0 0 = 10 Mbit/s 0 1 = 100 Mbit/s 1 0 = 1000 Mbit/s 1 1 = Reserved, defaults to 2500 Mb/s if the PMA_CTRL register 1.0.5:2 is equal to [0 1 1 0 ] The standard procedure to force the 2500 Mb/s (when ANEG is disabled) is to program PMA_CTRL with 1.0.6 = 1.0.13 = 1 and 1.0.5:2 = [0 1 1 0 ] GPY PHY mirrors 1.0.6, 1.0.13 and 0.0.6 , 0.0.13</p>
ANEN	12	RW	<p><b>Auto-Negotiation Enable</b> Allows enabling and disabling of the auto-negotiation process capability of the PHY. If enabled, the force bits for duplex mode (CTRL.DPLX) and the speed selection (CTRL.SSM, CTRL.SSL) become inactive. Otherwise, the force bits define the PHY operation. See also IEEE 802.3-2008 22.2.4.1.4.</p> <p>0<sub>B</sub>   <b>DISABLE</b> Disable the auto-negotiation protocol 1<sub>B</sub>   <b>ENABLE</b> Enable the auto-negotiation protocol</p>
PD	11	RW	<p><b>Power Down</b> Forces the device into a power down state (SLEEP) in which power consumption is the bare minimum required to still maintain the MII management interface communication. When activating the power down functionality, the PHY terminates active data links. The MII interface is also stopped in power down mode. See also IEEE 802.3-2008 22.2.4.1.5.</p> <p>0<sub>B</sub>   <b>NORMAL</b> Normal operational mode 1<sub>B</sub>   <b>POWERDOWN</b> Forces the device into power down mode</p>

Field	Bits	Type	Description (cont'd)
ISOL	10	RW	<p><b>Isolate</b></p> <p>The isolation mode isolates the PHY from the MAC. MAC interface inputs are ignored, whereas MAC interface outputs are set to tristate (high-impedance). See also IEEE 802.3-2008 22.2.4.1.6.</p> <p>0<sub>B</sub>   <b>NORMAL</b> Normal operational mode 1<sub>B</sub>   <b>ISOLATE</b> Isolates the PHY from the MAC</p>
ANRS	9	RWSC	<p><b>Restart Auto-Negotiation</b></p> <p>Restarts the auto-negotiation process on the MDI. This bit does not take any effect when auto-negotiation is disabled using (CTRL.ANEN). Note that this bit is self-clearing after the auto-negotiation process is initiated. See also IEEE 802.3-2008 22.2.4.1.7.</p> <p>0<sub>B</sub>   <b>NORMAL</b> Stay in current mode 1<sub>B</sub>   <b>RESTART</b> Restart auto-negotiation</p>
DPLX	8	RW	<p><b>Forced Duplex Mode</b></p> <p>Note that this bit only takes effect when the auto-negotiation process is disabled, that is, bit CTRL.ANEN is set to zero. This bit controls the forced duplex mode. It allows forcing of the PHY into full or half-duplex mode. Note that this bit does not take effect in loop-back mode, that is, when bit CTRL.LB is set to "1". See also IEEE 802.3-2008 22.2.4.1.8.</p> <p>The Duplex mode can only be forced to Half Duplex in 10BT and 100BT speed modes. This field is ignored for higher speeds.</p> <p>0<sub>B</sub>   <b>HD</b> Half duplex 1<sub>B</sub>   <b>FD</b> Full duplex</p>
COL	7	RW	<p><b>Collision Test</b></p> <p>Allows testing of the COL signal at the xMII interface. When the collision test is enabled, the state of the TX_EN signal is looped back to the COL signal within a minimum latency. See also IEEE 802.3-2008 22.2.4.1.9.</p> <p>0<sub>B</sub>   <b>DISABLE</b> Normal operational mode 1<sub>B</sub>   <b>ENABLE</b> Activates the collision test</p>
SSM	6	RW	<p><b>Forced Speed Selection MSB</b></p> <p>This bit only takes effect when the auto-negotiation process is disabled, that is, bit ANEN is set to zero.</p> <p>This is the most significant bit (MSB) of the forced speed selection. In conjunction with the lower bit, (LSB), the following encoding is valid: MSB LSB:</p> <p>0 0 = 10 Mbit/s 0 1 = 100 Mbit/s 1 0 = 1000 Mbit/s 1 1 = Reserved, defaults to 2500 Mb/s if the PMA_CTRL (1.0.5:2 = [0 1 1 0 ] )</p> <p>The preferred way to force the 2500 Mb/s (when ANEG is disabled) is to program PMA_CTRL with 1.0.6 = 1.0.13 = 1 and 1.0.5:2 = [0 1 1 0 ] GPY mirrors 1.06, 1.0.13 and 0.0.6 , 0.0.13</p>
RES	5:0	RO	<p><b>Reserved</b></p> <p>Write as zero, ignore on read.</p>

**Status Register (Register 0.1)**

This register contains status and capability information about the device. Note that all bits are read-only. A write access by the MAC does not have any effect. See also IEEE 802.3-2008 22.2.4.2.

IEEE Standard Register=0.1

**STD\_STAT**

**Reset Value**

**Status Register (Register 0.1)**

**7949<sub>H</sub>**


15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
<b>CBT4</b>	<b>CBTX F</b>	<b>CBTX H</b>	<b>XBTF</b>	<b>XBTH</b>	<b>CBT2F</b>	<b>CBT2 H</b>	<b>EXT</b>	<b>RES</b>	<b>MFPS</b>	<b>ANOK</b>	<b>RF</b>	<b>ANAB</b>	<b>LS</b>	<b>JD</b>	<b>XCAP</b>	
ro	ro	ro	ro	ro	ro	ro	ro	ro	ro	ro	ro	rolh	ro	roll	rolh	ro

Field	Bits	Type	Description
CBT4	15	RO	<b>IEEE 100BASE-T4</b> Specifies the 100BASE-T4 ability. 0 <sub>B</sub> <b>DISABLED</b> PHY does not support this mode 1 <sub>B</sub> <b>ENABLED</b> PHY supports this mode
CBTXF	14	RO	<b>IEEE 100BASE-TX Full-Duplex</b> Specifies the 100BASE-TX full-duplex ability. 0 <sub>B</sub> <b>DISABLED</b> PHY does not support this mode 1 <sub>B</sub> <b>ENABLED</b> PHY supports this mode
CBTXH	13	RO	<b>IEEE 100BASE-TX Half-Duplex</b> Specifies the 100BASE-TX half-duplex ability. 0 <sub>B</sub> <b>DISABLED</b> PHY does not support this mode 1 <sub>B</sub> <b>ENABLED</b> PHY supports this mode
XBTF	12	RO	<b>IEEE 10BASE-T Full-Duplex</b> Specifies the 10 BASE-T full-duplex ability. 0 <sub>B</sub> <b>DISABLED</b> PHY does not support this mode 1 <sub>B</sub> <b>ENABLED</b> PHY supports this mode
XBTH	11	RO	<b>IEEE 10BASE-T Half-Duplex</b> Specifies the 10BASE-T half-duplex ability. 0 <sub>B</sub> <b>DISABLED</b> PHY does not support this mode 1 <sub>B</sub> <b>ENABLED</b> PHY supports this mode
CBT2F	10	RO	<b>IEEE 100BASE-T2 Full-Duplex</b> Specifies the 100BASE-T2 full-duplex ability. 0 <sub>B</sub> <b>DISABLED</b> PHY does not support this mode 1 <sub>B</sub> <b>ENABLED</b> PHY supports this mode
CBT2H	9	RO	<b>IEEE 100BASE-T2 Half-Duplex</b> Specifies the 100BASE-T2 half-duplex ability. 0 <sub>B</sub> <b>DISABLED</b> PHY does not support this mode 1 <sub>B</sub> <b>ENABLED</b> PHY supports this mode

Field	Bits	Type	Description (cont'd)
EXT	8	RO	<p><b>Extended Status</b> The extended status registers are used to specify 1000 Mbit/s speed capabilities in the register XSTAT. See also IEEE 802.3-2008 Clause 22.2.4.2.16.</p> <p>0<sub>B</sub>   <b>DISABLED</b> No extended status information available in register 15 1<sub>B</sub>   <b>ENABLED</b> Extended status information available in register 15</p>
RES	7	RO	<p><b>Reserved</b> Ignore when read.</p>
MFPS	6	RO	<p><b>Management Preamble Suppression</b> Specifies the MF preamble suppression ability. See also IEEE 802.3-2008 22.2.4.2.9.</p> <p>0<sub>B</sub>   <b>DISABLED</b> PHY requires management frames with preamble 1<sub>B</sub>   <b>ENABLED</b> PHY accepts management frames without preamble</p>
ANOK	5	RO	<p><b>Auto-Negotiation Completed</b> Indicates whether the auto-negotiation process is completed or in progress. See also IEEE 802.3-2008 22.2.4.2.10.</p> <p>0<sub>B</sub>   <b>RUNNING</b> Auto-negotiation process is in progress 1<sub>B</sub>   <b>COMPLETED</b> Auto-negotiation process is completed</p>
RF	4	ROLH	<p><b>Remote Fault</b> Indicates the detection of a remote fault event. See also IEEE 802.3-2008 22.2.4.2.11.</p> <p>0<sub>B</sub>   <b>INACTIVE</b> No remote fault condition detected 1<sub>B</sub>   <b>ACTIVE</b> Remote fault condition detected</p>
ANAB	3	RO	<p><b>Auto-Negotiation Ability</b> Specifies the auto-negotiation ability. See also IEEE 802.3-2008 22.2.4.2.12.</p> <p>0<sub>B</sub>   <b>DISABLED</b> PHY is not able to perform auto-negotiation 1<sub>B</sub>   <b>ENABLED</b> PHY is able to perform auto-negotiation</p>
LS	2	ROLL	<p><b>Link Status</b> Indicates the link status of the PHY to the link partner. See also IEEE 802.3-2008 22.2.4.2.13.</p> <p>0<sub>B</sub>   <b>INACTIVE</b> The link is down. No communication with link partner possible. 1<sub>B</sub>   <b>ACTIVE</b> The link is up. Data communication with link partner is possible.</p>
JD	1	ROLH	<p><b>Jabber Detect</b> Indicates that a jabber event has been detected. See also IEEE 802.3-2008 22.2.4.2.14.</p> <p>0<sub>B</sub>   <b>NONE</b> No jabber condition detected 1<sub>B</sub>   <b>DETECTED</b> Jabber condition detected</p>
XCAP	0	RO	<p><b>Extended Capability</b> Indicates the availability and support of extended capability registers. See also IEEE 802.3-2008 22.2.4.2.15.</p> <p>0<sub>B</sub>   <b>DISABLED</b> Only base registers are supported 1<sub>B</sub>   <b>ENABLED</b> Extended capability registers are supported</p>

**PHY Identifier 1 (Register 0.2)**


This code specifies the Organizationally Unique Identifier (OUI), and the vendor's model and revision number.  
IEEE Standard Register=0.2



Field	Bits	Type	Description
OUI	15:0	RO	<b>Organizationally Unique Identifier Bits 3:18</b>

**PHY Identifier 2 (Register 0.3)**

IEEE Standard Register=0.3



Field	Bits	Type	Description
OUI	15:10	RO	<b>Organizationally Unique Identifier Bits 19:24</b>
LDN	9:4	RO	<b>Device Number</b> Specifies the device number <sup>1)</sup> to distinguish between several products.
LDRN	3:0	RO	<b>Device Number</b> Specifies the device revision number <sup>1)</sup> to distinguish between several versions of this device.

1) For the device specific reset value, refer to Product Naming table in the [Package Outline](#) chapter.

**Auto-Negotiation Advertisement (Register 0.4)**

This register contains the advertised abilities of the PHY during auto-negotiation.

IEEE Standard Register=0.4

**STD\_AN\_ADV** **Reset Value**  
**0DE1<sub>H</sub>**  
**Auto-Negotiation Advertisement (Register 0.4)**

	15	14	13	12	11					5	4					0
	<b>NP</b>	<b>RES</b>	<b>RF</b>	<b>XNP</b>						<b>TAF</b>						<b>SF</b>
	<small>rw</small>	<small>ro</small>	<small>rw</small>	<small>rw</small>						<small>rw</small>						<small>rw</small>

Field	Bits	Type	Description
NP	15	RW	<p><b>Next Page</b> Next page indication is encoded in bit AN_ADV.NP regardless of the selector field value or link code word encoding. The PHY always advertises NP if a 1000BASE-T mode is advertised during auto-negotiation. See also IEEE 802.3-2008 28.2.1.2.6.</p> <p>0<sub>B</sub> <b>INACTIVE</b> No next page(s) will follow 1<sub>B</sub> <b>ACTIVE</b> Additional next page(s) will follow</p>
RES	14	RO	<p><b>Reserved</b> Write as zero, ignore on read.</p>
RF	13	RW	<p><b>Remote Fault</b> The remote fault bit allows indication of a fault to the link partner. See also IEEE 802.3-2008 28.2.1.2.4.</p> <p>0<sub>B</sub> <b>NONE</b> No remote fault is indicated 1<sub>B</sub> <b>FAULT</b> A remote fault is indicated</p>
XNP	12	RW	<p><b>Extended Next Page</b> Indicates that GPY supports transmission of Extended Next Pages (XNP).</p> <p>0<sub>B</sub> <b>UNABLE</b> GPY is XNP unable 1<sub>B</sub> <b>ABLE</b> GPY is XNP able</p>
TAF	11:5	RW	<p><b>Technology Ability Field</b> The technology ability field is an 8-bit wide field containing information indicating supported technologies. GPY supports 10BASE-T (Half and Full Duplex), 100BASE-TX (Half and Full Duplex) and both symmetric and asymmetric PAUSE.</p> <p>40<sub>H</sub> <b>PS_ASYM</b> Advertise asymmetric pause 20<sub>H</sub> <b>PS_SYM</b> Advertise symmetric pause 10<sub>H</sub> <b>DBT4</b> Advertise 100BASE-T4 08<sub>H</sub> <b>DBT_FDX</b> Advertise 100BASE-TX full duplex 04<sub>H</sub> <b>DBT_HDX</b> Advertise 100BASE-TX half duplex 02<sub>H</sub> <b>XBT_FDX</b> Advertise 10BASE-T full duplex 01<sub>H</sub> <b>XBT_HDX</b> Advertise 10BASE-T half duplex</p>

Field	Bits	Type	Description (cont'd)
SF	4:0	RW	<p><b>Selector Field</b></p> <p>The selector field is a 5-bit wide field for encoding 32 possible messages. Selector field encoding definitions are shown in IEEE 802.3-2008 Annex 28A. Combinations not specified are reserved for future use. Reserved combinations of the selector field are not to be transmitted. See also IEEE 802.3-2008 28.2.1.2.1.</p> <p>00001<sub>B</sub> <b>IEEE802DOT3</b> Select the IEEE 802.3 technology</p>

**Auto-Negotiation Link Partner Ability (Register 0.5)**

IEEE Standard Register=0.5


When the auto-negotiation is complete, this register contains the advertised ability of the link partner. The bit definitions are a direct representation of the received link code word .

**STD\_AN\_LPA**

**Reset Value**

**Auto-Negotiation Link Partner Ability (Register 0.5)**

**11E0<sub>H</sub>**



Field	Bits	Type	Description
NP	15	RO	<p><b>Next Page</b></p> <p>Next page request indication from the link partner. See also IEEE 802.3-2008 28.2.1.2.6.</p> <p>0<sub>B</sub> <b>INACTIVE</b> No next page(s) will follow 1<sub>B</sub> <b>ACTIVE</b> Additional next pages will follow</p>
ACK	14	RO	<p><b>Acknowledge</b></p> <p>Acknowledgement indication from the link partner's link code word. See also IEEE 802.3-2008 28.2.1.2.5.</p> <p>0<sub>B</sub> <b>INACTIVE</b> The device did not successfully receive its link partner's link code word 1<sub>B</sub> <b>ACTIVE</b> The device has successfully received its link partner's link code word</p>
RF	13	RO	<p><b>Remote Fault</b></p> <p>Remote fault indication from the link partner. See also IEEE 802.3-2008 28.2.1.2.4.</p> <p>0<sub>B</sub> <b>NONE</b> Remote fault is not indicated by the link partner 1<sub>B</sub> <b>FAULT</b> Remote fault is indicated by the link partner</p>
XNP	12	RW	<p><b>Extended Next Page</b></p> <p>Indicates that GPY supports transmission of Extended Next Pages (XNP).</p> <p>0<sub>B</sub> <b>UNABLE</b> Link partner is XNP unable 1<sub>B</sub> <b>ABLE</b> Link partner is XNP able</p>



Field	Bits	Type	Description (cont'd)
TAF	11:5	RW	<b>Technology Ability Field</b> 40 <sub>H</sub> <b>PS_ASYM</b> Advertise asymmetric pause 20 <sub>H</sub> <b>PS_SYM</b> Advertise symmetric pause 10 <sub>H</sub> <b>DBT4</b> Advertise 100BASE-T4 08 <sub>H</sub> <b>DBT_FDX</b> Advertise 100BASE-TX full duplex 04 <sub>H</sub> <b>DBT_HDX</b> Advertise 100BASE-TX half duplex 02 <sub>H</sub> <b>XBT_FDX</b> Advertise 10BASE-T full duplex 01 <sub>H</sub> <b>XBT_HDX</b> Advertise 10BASE-T half duplex
SF	4:0	RO	<b>Selector Field</b> 00001 <sub>B</sub> <b>IEEE802DOT3</b> Select the IEEE 802.3 technology

**Auto-Negotiation Expansion (Register 0.6)**

This is the auto-negotiation expansion register indicating the status of the link partner's auto-negotiation. This register is valid only after the auto-negotiation is completed.

See also IEEE 802.3 28.2.4.1.5.


IEEE Standard Register=0.6

**STD\_AN\_EXP**

**Reset Value**

**Auto-Negotiation Expansion (Register 0.6)**

**0064<sub>H</sub>**



Field	Bits	Type	Description
RES	15:7	RO	<b>Reserved</b> Write as zero, ignore on read.
RNPLA	6	RO	<b>Receive Next Page Location Able</b> Per 802.3 - 2015, indicate that the Rx NP location is indicated by field RNPSL 0 <sub>B</sub> <b>UNABLE</b> Received Next Page storage location is not specified by bit (6.5) 1 <sub>B</sub> <b>ABLE</b> Received Next Page storage location is specified by bit (6.5)
RNPSL	5	RO	<b>Receive Next Page Storage Location</b> Per 802.3 - 2015, indicate that Rx NP is in register 0.8 for GPY 0 <sub>B</sub> <b>FIVE</b> Link partner Next Pages are stored in Register 5 1 <sub>B</sub> <b>EIGHT</b> Link partner Next Pages are stored in Register 8
PDF	4	ROLH	<b>Parallel Detection Fault</b> 0 <sub>B</sub> <b>NONE</b> A fault has not been detected via the parallel detection function 1 <sub>B</sub> <b>FAULT</b> A fault has been detected via the parallel detection function

Field	Bits	Type	Description (cont'd)
LPNPC	3	RO	<b>Link Partner Next Page Capable</b> 0 <sub>B</sub> <b>UNABLE</b> Link partner is unable to exchange next pages 1 <sub>B</sub> <b>CAPABLE</b> Link partner is capable of exchanging next pages
NPC	2	RO	<b>Next Page Capable</b> 0 <sub>B</sub> <b>UNABLE</b> GPY is unable to exchange next pages 1 <sub>B</sub> <b>CAPABLE</b> GPY is capable of exchanging next pages
PR	1	ROLH	<b>Page Received</b> 0 <sub>B</sub> <b>NONE</b> A new page has not been received 1 <sub>B</sub> <b>RECEIVED</b> A new page has been received
LPANC	0	RO	<b>Link Partner Auto-Negotiation Capable</b> 0 <sub>B</sub> <b>UNABLE</b> Link partner is unable to auto-negotiate 1 <sub>B</sub> <b>CAPABLE</b> Link partner is auto-negotiation capable

**Auto-Negotiation Next Page Transmit Register (Register 0.7)**

The auto-negotiation next page transmit register contains the next page link code word to be transmitted when next page ability is supported. See also IEEE 802.3 28.2.4.1.6.


IEEE Standard Register=0.7

**STD\_AN\_NPTX**

**Reset Value**

**Auto-Negotiation Next Page Transmit Register (Register 0.7)**

**2001<sub>H</sub>**



Field	Bits	Type	Description
NP	15	RW	<b>Next Page</b> 0 <sub>B</sub> <b>INACTIVE</b> Last page 1 <sub>B</sub> <b>ACTIVE</b> Additional next page(s) will follow
RES	14	RO	<b>Reserved</b> Write as zeroes, ignore on read.
MP	13	RW	<b>Message Page</b> Indicates that the content of MCF is either an unformatted page or a formatted message. 0 <sub>B</sub> <b>UNFOR</b> Unformatted page 1 <sub>B</sub> <b>MESSG</b> Message page
ACK2	12	RW	<b>Acknowledge 2</b> 0 <sub>B</sub> <b>INACTIVE</b> Device cannot comply with message 1 <sub>B</sub> <b>ACTIVE</b> Device will comply with message

Field	Bits	Type	Description (cont'd)
TOGG	11	RO	<p><b>Toggle</b> This bit always takes the opposite value of the Toggle bit in the previously exchanged link code word. See also IEEE 802.3-2008 28.2.3.4. 0<sub>B</sub> <b>ZERO</b> Previous value of the transmitted link code word was ONE 1<sub>B</sub> <b>ONE</b> Previous value of the transmitted link code word was ZERO</p>
MCF	10:0	RW	<p><b>Message or Unformatted Code Field</b> When Message Page bit is set to 1 (0.7.13), this field is the Message Code Field of a message page used in Next Page exchange. The message codes are described in IEEE802.3 Appendix 28C. It is used to indicate the type of message in UCF1 and UCF2. 0x0 = Reserved 0x1 = Null message 0x2 = One Unformatted Page (UP) with TAF follows 0x3 = Two UPs with TAF follows 0x4 = Remote fault details message 0x5 = OUI message 0x6 = PHY ID message 0x7 = 100BASE-T2 message 0x8 = 1000BASE-T message 0x9 = MULTIGBASE-T message 0xA = EEE technology capability follows in next UP 0xB = OUI XNP</p>

**Auto-Negotiation Link Partner Received Next Page Register (Register 0.8)**

The auto-negotiation link partner received next page register contains the next page link code word received from the link partner. See also IEEE 802.3-2008 28.2.4.1.7.

IEEE Standard Register=0.8

**STD\_AN\_NPRX**

**Reset Value**

**Auto-Negotiation Link Partner Received Next Page Register (Register 0.8)**

**0000<sub>H</sub>**

15					14					13					12					11					10					0				
<b>NP</b>					<b>ACK</b>					<b>MP</b>					<b>ACK2</b>					<b>TOGG</b>					<b>MCF</b>									
ro					ro					ro					ro					ro					rw									

Field	Bits	Type	Description
NP	15	RO	<p><b>Next Page</b> See IEEE 802.3-2008 28.2.3.4. 0<sub>B</sub> <b>INACTIVE</b> No next pages to follow 1<sub>B</sub> <b>ACTIVE</b> Additional next page(s) will follow</p>

Field	Bits	Type	Description (cont'd)
ACK	14	RO	<p><b>Acknowledge</b> See also IEEE 802.3-2008 28.2.3.4.</p> <p>0<sub>B</sub> <b>INACTIVE</b> The device did not successfully receive its link partner's link code word</p> <p>1<sub>B</sub> <b>ACTIVE</b> The device has successfully received its link partner's link code word</p>
MP	13	RO	<p><b>Message Page</b> Indicates that the content of MCF is either an unformatted page or a formatted message. See also IEEE 802.3-2008 28.2.3.4.</p> <p>0<sub>B</sub> <b>UNFOR</b> Unformatted page</p> <p>1<sub>B</sub> <b>MESSG</b> Message page</p>
ACK2	12	RO	<p><b>Acknowledge 2</b> See also IEEE 802.3-2008 28.2.3.4.</p> <p>0<sub>B</sub> <b>INACTIVE</b> Device cannot comply with message</p> <p>1<sub>B</sub> <b>ACTIVE</b> Device will comply with message</p>
TOGG	11	RO	<p><b>Toggle</b> This bit always takes the opposite value of the Toggle bit in the previously exchanged link code word. See also IEEE 802.3-2008 28.2.3.4.</p> <p>0<sub>B</sub> <b>ZERO</b> Previous value of the transmitted link code word was equal to ONE</p> <p>1<sub>B</sub> <b>ONE</b> Previous value of the transmitted link code word was equal to ZERO</p>
MCF	10:0	RW	<p><b>Message or Unformatted Code Field</b> This field is the Message Code Field of a message page used in Next Page exchange. The message codes are described in IEEE802.3 Appendix 28C. It is used to indicate the type of message in UCF1 and UCF2.</p> <p>0x0 = Reserved 0x1 = Null message 0x2 = One Unformatted Page (UP) with TAF follows 0x3 = Two UPs with TAF follows 0x4 = Remote fault details message 0x5 = OUI message 0x6 = PHY ID message 0x7 = 100BASE-T2 message 0x8 = 1000BASE-T message 0x9 = MULTIGBASE-T message 0xA = EEE technology capability follows in next UP 0xB = OUI XNP</p>

**Gigabit Control Register (Register 0.9)**

This is the control register used to configure the Gigabit Ethernet behavior of the PHY. See also IEEE 802.3-2008 40.5.1.1.


IEEE Standard Register=0.9

**STD\_GCTRL**

**Reset Value**

**Gigabit Control Register (Register 0.9)**

**0200<sub>H</sub>**



Field	Bits	Type	Description
TM	15:13	RW	<b>Transmitter Test Mode</b> This register field allows enabling of the standard transmitter test modes. See also IEEE 802.3-2008 Table 40-7. 000 <sub>B</sub> <b>NOP</b> Normal operation 001 <sub>B</sub> <b>WAV</b> Test mode 1 transmit waveform test 010 <sub>B</sub> <b>JITM</b> Test mode 2 transmit jitter test in MASTER mode 011 <sub>B</sub> <b>JITS</b> Test mode 3 transmit jitter test in SLAVE mode 100 <sub>B</sub> <b>DIST</b> Test mode 4 transmitter distortion test
MSEN	12	RW	<b>Master/Slave Manual Configuration Enable</b> See also IEEE 802.3-2008 40.5.1.1. 0 <sub>B</sub> <b>DISABLED</b> Disable master/slave manual configuration value 1 <sub>B</sub> <b>ENABLED</b> Enable master/slave manual configuration value
MS	11	RW	<b>Master/Slave Config Value</b> Allows forcing of master or slave mode manually when AN_GCTRL.MSEN is set to logical one. See also IEEE 802.3-2008 40.5.1.1. 0 <sub>B</sub> <b>SLAVE</b> Configure PHY as SLAVE during master/slave negotiation 1 <sub>B</sub> <b>MASTER</b> Configure PHY as MASTER during master/slave negotiation
MSPT	10	RW	<b>Master/Slave Port Type</b> Defines whether the PHY advertises itself as a multi- or single-port device, which in turn impacts the master/slave resolution function. See also IEEE 802.3-2008 40.5.1.1. 0 <sub>B</sub> <b>SPD</b> Single-port device 1 <sub>B</sub> <b>MPD</b> Multi-port device
MBTFD	9	RW	<b>1000BASE-T Full-Duplex</b> Advertises the 1000BASE-T full-duplex capability; always forced to 1 in converter mode. See also IEEE 802.3-2008 40.5.1.1. 0 <sub>B</sub> <b>DISABLED</b> Advertise PHY as not 1000BASE-T full-duplex capable 1 <sub>B</sub> <b>ENABLED</b> Advertise PHY as 1000BASE-T full-duplex capable

Field	Bits	Type	Description (cont'd)
MBTHD	8	RW	<b>1000BASE-T Half-Duplex</b> Always advertises the 1000BASE-T half-duplex capability as disabled; GPY do not support 1000BASE-T Half-Duplex capability 0 <sub>B</sub> <b>DISABLED</b> Advertise PHY as not 1000BASE-T half-duplex capable 1 <sub>B</sub> <b>ENABLED</b> Advertise PHY as 1000BASE-T half-duplex capable
RES	7:0	RO	<b>Reserved</b> Write as zero, ignore on read.

**Gigabit Status Register (Register 0.10)**

This is the status register used to reflect the Gigabit Ethernet status of the PHY. See also IEEE 802.3-2008 40.5.1.1.


IEEE Standard Register=0.10

**STD\_GSTAT**

**Reset Value**

**Gigabit Status Register (Register 0.10)**

**0000<sub>H</sub>**



Field	Bits	Type	Description
MSFAULT	15	RWSC	<b>Master/Slave Manual Configuration Fault</b> This bit will is set if the number of failed MASTER-SLAVE resolutions reaches 7 It is cleared upon each read of GSTAT. This bit self clears on auto-negotiation enable or auto-negotiation complete. 0 <sub>B</sub> <b>OK</b> Master/slave manual configuration resolved successfully 1 <sub>B</sub> <b>NOK</b> Master/slave manual configuration resolved with a fault
MSRES	14	RO	<b>Master/Slave Configuration Resolution</b> 0 <sub>B</sub> <b>SLAVE</b> Local PHY configuration resolved to SLAVE 1 <sub>B</sub> <b>MASTER</b> Local PHY configuration resolved to MASTER
LRXSTAT	13	RO	<b>Local Receiver Status</b> Indicates the status of the local receiver. See also IEEE 802.3-2008 40.5.1.1 register 10 in Table 40-3. 0 <sub>B</sub> <b>NOK</b> Local receiver not OK 1 <sub>B</sub> <b>OK</b> Local receiver OK
RRXSTAT	12	RO	<b>Remote Receiver Status</b> Indicates the status of the remote receiver. See also IEEE 802.3-2008 40.5.1.1 register 10 in Table 40-3. 0 <sub>B</sub> <b>NOK</b> Remote receiver not OK 1 <sub>B</sub> <b>OK</b> Remote receiver OK

Field	Bits	Type	Description (cont'd)
MBTFD	11	RO	<b>Link Partner Capable of Operating 1000BASE-T Full-Duplex</b> See also IEEE 802.3-2008 40.5.1.1 register 10 in Table 40-3. 0 <sub>B</sub> <b>DISABLED</b> Link partner is not capable of operating 1000BASE-T full-duplex 1 <sub>B</sub> <b>ENABLED</b> Link partner is capable of operating 1000BASE-T full-duplex
MBTHD	10	RO	<b>Link Partner Capable of Operating 1000BASE-T Half-Duplex</b> See also IEEE 802.3-2008 40.5.1.1 register 10 in Table 40-3. 0 <sub>B</sub> <b>DISABLED</b> Link partner is not capable of operating 1000BASE-T half-duplex 1 <sub>B</sub> <b>ENABLED</b> Link partner is capable of operating 1000BASE-T half-duplex
RES	9:8	RO	<b>Reserved</b> Write as zero, ignore on read.
IEC	7:0	RWSC	<b>Idle Error Count</b> Indicates the idle error count. This field contains a cumulative count of the errors detected when the receiver is receiving idles .

**MMD Access Control Register (Register 0.13)**

The MMD access control register is used in conjunction with the MMDDATA register to access the MMD register space. This uses address directing as specified in IEEE802.3 Clause 22 Extended.


IEEE Standard Register=0.13

**STD\_MMDCTRL**

**Reset Value**

**MMD Access Control Register (Register 0.13)**

**0000<sub>H</sub>**



Field	Bits	Type	Description
ACTYPE	15:14	RW	<b>Access Type Function</b> If the access of register MMDDATA is an address access (ACTYPE=0) then it is directed to the address register within the MMD associated with the value in the DEVAD field. Otherwise, both the DEVAD field and the MMD's address register direct the register MMDDATA data accesses to the appropriate registers within that MMD. 00 <sub>B</sub> <b>ADDRESS</b> Accesses to register MMDDATA access the MMD individual address register 01 <sub>B</sub> <b>DATA</b> Accesses to register MMDDATA access the register within the MMD selected 10 <sub>B</sub> <b>DATA_PI</b> Accesses to register MMDDATA access the register within the MMD selected 11 <sub>B</sub> <b>DATA_PIWR</b> Accesses to register MMDDATA access the register within the MMD selected


Field	Bits	Type	Description (cont'd)
RESH	13:8	RO	<b>Reserved</b> Write as zero, ignored on read.
RESL	7:5	RO	<b>Reserved</b> Write as zero, ignored on read.
DEVAD	4:0	RW	<b>Device Address</b> The DEVAD field directs any accesses of register MMDDATA to the appropriate MMD as described in IEEE 802.3-2008 Clause 45.2.

**MMD Access Data Register (Register 0.14)**

The MMD access data register is used in conjunction with the MMD access control (MMDCTRL) register to access the MMD register space. For more information on MMD access, refer to IEEE 802.3-2008 Clause 22.2.4.3.12, Clause 45.2 and Annex 22D.

IEEE Standard Register=0.14

**STD\_MMDDATA** **Reset Value**  
**MMD Access Data Register (Register 0.14)** **0000<sub>H</sub>**




Field	Bits	Type	Description
ADDR_DATA	15:0	RW	<b>Address or Data Register</b> This register accesses either a specific MMD address register or the data content of the MMD register to which this address register points. Which of the functions is currently valid is defined by the MMDCTRL register.

**Extended Status Register (Register 0.15)**

This register contains extended status and capability information about the PHY. Note that all bits are read-only. A write access does not have any effect.

IEEE Standard Register=0.15

**STD\_XSTAT** **Reset Value**  
**Extended Status Register (Register 0.15)** **2000<sub>H</sub>**





Field	Bits	Type	Description
MBXF	15	RO	<p><b>1000BASE-X Full-Duplex Capability</b> Specifies whether the PHY is capable of operating 1000BASE-X full-duplex.</p> <p>0<sub>B</sub>    <b>DISABLED</b> PHY does not support this mode 1<sub>B</sub>    <b>ENABLED</b> PHY supports this mode</p>
MBXH	14	RO	<p><b>1000BASE-X Half-Duplex Capability</b> Specifies whether the PHY is capable of operating 1000BASE-X half-duplex.</p> <p>0<sub>B</sub>    <b>DISABLED</b> PHY does not support this mode 1<sub>B</sub>    <b>ENABLED</b> PHY supports this mode</p>
MBTF	13	RO	<p><b>1000BASE-T Full-Duplex Capability</b> Specifies whether the PHY is capable of operating 1000BASE-T full-duplex.</p> <p>0<sub>B</sub>    <b>DISABLED</b> PHY does not support this mode 1<sub>B</sub>    <b>ENABLED</b> PHY supports this mode</p>
MBTH	12	RO	<p><b>1000BASE-T Half-Duplex Capability</b> GPY do not support 1000BASE-T Half-Duplex capability.</p> <p>0<sub>B</sub>    <b>DISABLED</b> PHY does not support this mode 1<sub>B</sub>    <b>ENABLED</b> PHY supports this mode</p>
RESH	11:8	RO	<p><b>Reserved</b> Ignore when read.</p>
RESL	7:0	RO	<p><b>Reserved</b> Ignore when read.</p>

## 5.2 GPY-specific Management Registers

This section describes the GPY specific management registers in device 0.

**Table 19 Registers Overview**

Register Short Name	Register Long Name	Reset Value
<a href="#">PHY_STAT1</a>	Physical Layer Status 1 (Register 0.17)	0000 <sub>H</sub>
<a href="#">PHY_CTL1</a>	Physical Layer Control 1 (Register 0.19)	0001 <sub>H</sub>
<a href="#">PHY_CTL2</a>	Physical Layer Control 2 (Register 0.20)	0006 <sub>H</sub>
<a href="#">PHY_ERRCNT</a>	Error Counter (Register 0.21)	0000 <sub>H</sub>
<a href="#">PHY_MIISTAT</a>	Media-Independent Interface Status (Register 0.24)	0000 <sub>H</sub>
<a href="#">PHY_IMASK</a>	Interrupt Mask Register (Register 0.25)	0000 <sub>H</sub>
<a href="#">PHY_ISTAT</a>	Interrupt Status Register (Register 0.26)	0000 <sub>H</sub>
<a href="#">PHY_LED</a>	LED Control Register (Register 0.27)	FF00 <sub>H</sub>
<a href="#">PHY_FWV</a>	Firmware Version Register (Register 0.30)	0000 <sub>H</sub>

### 5.2.1 GPY-specific Management Registers

This chapter describes all registers of PHY in detail.

#### Physical Layer Status 1 (Register 0.17)

This register reports PHY link information, for example link-up, polarity reversals and port mapping. The content of this register is only valid when the link is up.


IEEE Standard Register=0.17

#### PHY\_STAT1

#### Physical Layer Status 1 (Register 0.17)

**Reset Value**

**0000<sub>H</sub>**



Field	Bits	Type	Description
RES2	15:9	RO	<b>Reserved</b> Write as zero, ignored on read.
LSADS	8	ROSC	<b>Link Speed Auto-Downspeed Status</b> Monitors the status of the auto-downspeed. 0 <sub>B</sub> <b>NORMAL</b> Did not perform any link speed auto-downspeed 1 <sub>B</sub> <b>DETECTED</b> Detected an auto-downspeed

Field	Bits	Type	Description (cont'd)
FW_MEM	3:2	RW	<b>Firmware Memory Location</b> Indicate memory target used for firmware execution 00 <sub>B</sub> <b>ROM</b> Firmware is executed from ROM 01 <sub>B</sub> <b>OTP</b> Firmware is executed from OTP 10 <sub>B</sub> <b>FLASH</b> Firmware is executed from FLASH 11 <sub>B</sub> <b>RAM</b> Firmware is executed from SRAM
RES1	1:0	RO	<b>Reserved</b> Write as zero, ignored on read.

**Physical Layer Control 1 (Register 0.19)**

This register controls the PHY functions.

IEEE Standard Register=0.19

**PHY\_CTL1**
**Reset Value**
**Physical Layer Control 1 (Register 0.19)**
**0001<sub>H</sub>**

15	13	12	11	8	7	6	5	4	3	2	1	0
<b>TLOOP</b>		<b>Res</b>	<b>TXADJ</b>		<b>POLD</b>	<b>POLC</b>	<b>POLB</b>	<b>POLA</b>	<b>MDIC D</b>	<b>MDIA B</b>	<b>RES</b>	<b>AMDIX</b>
rw			rw		rw	rw	rw	rw	rw	rw	ro	rw

Field	Bits	Type	Description
TLOOP	15:13	RW	<b>Test Loop</b> Configures predefined test loops. 000 <sub>B</sub> <b>OFF</b> Test loops are switched off - normal operation. 001 <sub>B</sub> <b>NETL</b> Near-end test loop 010 <sub>B</sub> Far-end test loop <b>Others:</b> Reserved
TXADJ	11:8	RW	<b>Transmit Level Adjustment</b> Transmit-level adjustment is used to fine tune the transmit amplitude of the PHY. The amplitude adjustment is valid for all supported speed modes. The adjustment is performed in digits. One digit represents 3.125 percent of the nominal amplitude. The scaling factor is gain = 1 + signed(TXADJ)*2 <sup>-7</sup> .
POLD	7	RW	<b>Polarity Inversion Control on Port D</b> 0 <sub>B</sub> <b>NORMAL</b> Polarity normal 1 <sub>B</sub> <b>INVERTED</b> Polarity inversion
POLC	6	RW	<b>Polarity Inversion Control on Port C</b> 0 <sub>B</sub> <b>NORMAL</b> Polarity normal 1 <sub>B</sub> <b>INVERTED</b> Polarity inversion
POLB	5	RW	<b>Polarity Inversion Control on Port B</b> 0 <sub>B</sub> <b>NORMAL</b> Polarity normal 1 <sub>B</sub> <b>INVERTED</b> Polarity inversion

Field	Bits	Type	Description (cont'd)
POLA	4	RW	<b>Polarity Inversion Control on Port A</b> 0 <sub>B</sub> <b>NORMAL</b> Polarity normal 1 <sub>B</sub> <b>INVERTED</b> Polarity inversion
MDICD	3	RW	<b>Mapping of MDI Ports C and D</b> Used when Auto-MDIX is OFF, to force the MDIX cable crossover configuration 0 <sub>B</sub> <b>MDI</b> Normal MDI mode 1 <sub>B</sub> <b>MDIX</b> Crossover MDI-X mode
MDIAB	2	RW	<b>Mapping of MDI Ports A and B</b> Used when Auto-MDIX is OFF, to force the MDIX cable crossover configuration 0 <sub>B</sub> <b>MDI</b> Normal MDI mode 1 <sub>B</sub> <b>MDIX</b> Crossover MDI-X mode
RES	1	RO	<b>Reserved</b>
AMDIX	0	RW	<b>PHY Performs Auto-MDI/MDI-X or Uses Manual MDI/MDI-X</b> 0 <sub>B</sub> <b>MANUAL</b> PHY uses manual MDI/MDI-X 1 <sub>B</sub> <b>AUTO</b> PHY performs Auto-MDI/MDI-X

### Physical Layer Control 2 (Register 0.20)

This register controls the PHY functions.


IEEE Standard Register=0.20

### PHY\_CTL2

Reset Value

### Physical Layer Control 2 (Register 0.20)

0006<sub>H</sub>



Field	Bits	Type	Description
SDETP	9	RW	<b>Signal Detection Polarity for the 1000BASE-X PHY</b> Allows specification of the signal detection polarity of the SIGDET input. Although this bit is reset to 0, its actual value depends on the pin-strapping configuration if no EEPROM is detected. 0 <sub>B</sub> <b>LOWACTIVE</b> SIGDET input is low active 1 <sub>B</sub> <b>HIGHACTIVE</b> SIGDET input is high active
STICKY	8	RW	<b>Sticky-Bit Handling</b> Setting this bit to 1 ensures that all the vendor specific registers (of type RW) in PHY ( device 0 ), VSPEC1 ( device 30) and VSPEC2 ( device 31) are not changed during a MDIO reset or software reset of GPY. This allows the STA to keep the configurations chosen before reset. 0 <sub>B</sub> <b>OFF</b> Sticky-bit handling is disabled 1 <sub>B</sub> <b>ON</b> Sticky-bit handling is enabled

Field	Bits	Type	Description (cont'd)
RES1	7:5	RO	<b>Reserved</b> Write as zero, ignored on read.
ULP_STA_BLOCK	4	RW	<b>Ultra Low Power Mode entry block by acknowledgment from STA</b> Ultra Low Power Mode entry block by acknowledgment from STA When PHY_IMASK.ULP = ACTIVE, intent to ULP entry is indicated to STA. For the GPY to enter unconditionally without acknowledgement from STA, set PHY_CTL2.ULP_STA_BLOCK = OFF. For blocking ULP entry till the acknowledgement is received from STA, set PHY_CTL2.ULP_STA_BLOCK = ON. This bit has no effect when PHY_IMASK.ULP = INACTIVE. 0 <sub>B</sub> <b>OFF</b> ULP Entry without the role of STAGPY will enter ULP unconditionally without acknowledgement from STA 1 <sub>B</sub> <b>ON</b> ULP Entry Blocked by STAGPY will enter ULP only after STA reads the ULP interrupt status register PHY_ISTAT
ULP	3	RW	<b>Ultra Low Power Mode</b> Ultra Low Power Mode ( ULP ) allows GPY to save energy by disabling most of the digital logic to reduce power consumption to its lowest level. The entry to ULP is triggered when the PHY does not sense any energy on the cable and that no Link pulses (NLP, FLP, Beacons) are received. After spending VSPEC1_NBT_DS_CTRL.NRG_RST_CNT without energy in the ABILITY_DETECT state defined by IEEE802.3 Clause 28, the PHY enters ULP. 0 <sub>B</sub> <b>OFF</b> ULP is DisabledGPY will not never enter ULP. 1 <sub>B</sub> <b>ON</b> ULP is EnabledGPY will enter ULP is no energy
PSCL	2	RW	<b>Power Consumption Scaling Depending on Link Quality</b> Allows enabling/disabling of the power consumption scaling dependent on the link quality. 0 <sub>B</sub> <b>OFF</b> PSCL is disabled 1 <sub>B</sub> <b>ON</b> PSCL is enabled
ANPD	1	RW	<b>Auto-Negotiation Power Down</b> Allows enabling/disabling of the power down modes during auto-negotiation looking for a link partner. 0 <sub>B</sub> <b>OFF</b> ANPD is disabled 1 <sub>B</sub> <b>ON</b> ANPD is enabled
LPI	0	RW	<b>Assert LPI via MDIO</b> Controls Asserts/de-asserts of LPI by MDIO instead of following (X)GMII LPI Used to force the EEE on the TPI (ignoring the LPI indication from MAC) 0 <sub>B</sub> <b>DEASSERT</b> LPI is de-asserted TPI 1 <sub>B</sub> <b>ASSERT</b> LPI is asserted on TPI

**Error Counter (Register 0.21)**

This register controls the error counter. It allows the number of errors detected in the PHY to be counted for monitoring purposes.


IEEE Standard Register=0.21

**PHY\_ERRCNT**

**Reset Value**

**Error Counter (Register 0.21)**

**0000<sub>H</sub>**



Field	Bits	Type	Description
RES	15:12	RO	<b>Reserved</b> Write as zero, ignored on read.
SEL	11:8	RW	<b>Select Error Event</b> Configures which error type the error counter counts 0000 <sub>B</sub> <b>RXERR</b> Receive errors are counted 0001 <sub>B</sub> <b>RXACT</b> Receive frames are counted 0010 <sub>B</sub> <b>ESDERR</b> ESD errors are counted 0011 <sub>B</sub> <b>SSDERR</b> SSD errors are counted 0100 <sub>B</sub> <b>TXERR</b> Transmit errors are counted 0101 <sub>B</sub> <b>TXACT</b> Transmit frames events get counted 0110 <sub>B</sub> <b>COL</b> Collision events get counted 1000 <sub>B</sub> <b>NLD</b> Number of Link Down events get counted 1001 <sub>B</sub> <b>NDS</b> Number of auto-downspeed events get counted 1010 <sub>B</sub> <b>CRC</b> CRC counter 1011 <sub>B</sub> <b>TTL</b> Time to Link
COUNT	7:0	ROSC	<b>Counter Value</b> This counter value is updated each time the selected error event has been detected. The counter value is reset every time a read operation on this register is performed or the error event is changed. The counter saturates at value 0xFF.

## Media-Independent Interface Status (Register 0.24)

This register contains status information on the Ethernet link, concatenated in a single register to allow concise status read by the STA in a single register.


IEEE Standard Register=0.24

### PHY\_MIISTAT

Reset Value

### Media-Independent Interface Status (Register 0.24)

0000<sub>H</sub>



Field	Bits	Type	Description
RES2	15:11	RO	<b>Reserved</b> Write as zero, ignored on read.
LS	10	ROLL	<b>Link Status at which GPY Ethernet PHY Operates</b> Indicates the link status of the PHY 0 <sub>B</sub> <b>INACTIVE</b> The link is down.No communication with link partner possible. 1 <sub>B</sub> <b>ACTIVE</b> The link is up.Data communication with link partner is possible.
MSRES	9	RO	<b>Master/Slave Configuration</b> Master/Slave Configuration 0 <sub>B</sub> <b>SLAVE</b> Local PHY configuration is SLAVE after ANEG 1 <sub>B</sub> <b>MASTER</b> Local PHY configuration is MASTER after ANEG
EEE	8	RO	<b>Energy-Efficient Ethernet Mode</b> 0 <sub>B</sub> <b>OFF</b> EEE is disabled after auto-negotiation resolution 1 <sub>B</sub> <b>ON</b> EEE is enabled after auto-negotiation resolution
RES1	7:6	RO	<b>Reserved</b>
PS	5:4	RO	<b>Pause Status for Flow Control</b> 00 <sub>B</sub> <b>NONE</b> No PAUSE 01 <sub>B</sub> <b>TX</b> Transmit PAUSE 10 <sub>B</sub> <b>RX</b> Receive PAUSE 11 <sub>B</sub> <b>TXX</b> Both transmit and receive PAUSE
DPX	3	RO	<b>GPY Ethernet PHY Duplex Mode</b> 0 <sub>B</sub> <b>HDX</b> Half duplex 1 <sub>B</sub> <b>FDX</b> Full duplex
SPEED	2:0	RO	<b>GPY Ethernet PHY Speed</b> 000 <sub>B</sub> <b>TEN</b> 10 Mbit/s 001 <sub>B</sub> <b>FAST</b> 100 Mbit/s 010 <sub>B</sub> <b>GIGA</b> 1000 Mbit/s 011 <sub>B</sub> <b>ANEG</b> Autonegotiation mode 100 <sub>B</sub> <b>BZZG5</b> 2.5Gbit/s

**Interrupt Mask Register (Register 0.25)**

This register defines the mask for the Interrupt Status Register (ISTAT) which contains the event source for the MDINT interrupt sent from GPY to an external chip.

The information about the interrupt source is indicated in the ISTAT register.

IEEE Standard Register=0.25

**PHY\_IMASK**

**Reset Value**

**Interrupt Mask Register (Register 0.25)**

**0000<sub>H</sub>**

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>WOL</b>	<b>MSRE</b>	<b>NPRX</b>	<b>NPTX</b>	<b>ANE</b>	<b>ANC</b>	<b>Res</b>	<b>LOR</b>	<b>ULP</b>	<b>TEMP</b>	<b>ADSC</b>	<b>MDIPC</b>	<b>MDIXC</b>	<b>DXMC</b>	<b>LSPC</b>	<b>LSTC</b>
<small>RW</small>	<small>RW</small>	<small>RW</small>	<small>RW</small>	<small>RW</small>	<small>RW</small>		<small>RW</small>	<small>RW</small>	<small>RW</small>	<small>RW</small>	<small>RW</small>	<small>RW</small>	<small>RW</small>	<small>RW</small>	<small>RW</small>

Field	Bits	Type	Description
WOL	15	RW	<b>Wake-on-LAN Event Mask</b> When active and masked in IMASK, the MDINT is activated upon detection of a valid Wake-on-LAN event. 0 <sub>B</sub> <b>INACTIVE</b> Interrupt is masked out 1 <sub>B</sub> <b>ACTIVE</b> Interrupt is activated
MSRE	14	RW	<b>Master/Slave Resolution Error Mask</b> When active, MDINT is activated upon detection of a master/slave resolution error during a 1000BASE-T auto-negotiation. 0 <sub>B</sub> <b>INACTIVE</b> Interrupt is masked out 1 <sub>B</sub> <b>ACTIVE</b> Interrupt is activated
NPRX	13	RW	<b>Next Page Received Mask</b> When active, MDINT is activated upon reception of a next page in STD.AN_NPRX. 0 <sub>B</sub> <b>INACTIVE</b> Interrupt is masked out 1 <sub>B</sub> <b>ACTIVE</b> Interrupt is activated
NPTX	12	RW	<b>Next Page Transmitted Mask</b> When active, MDINT is activated upon transmission of the currently stored next page in STD.AN_NPTX. 0 <sub>B</sub> <b>INACTIVE</b> Interrupt is masked out 1 <sub>B</sub> <b>ACTIVE</b> Interrupt is activated
ANE	11	RW	<b>Auto-Negotiation Error Mask</b> When active, MDINT is activated upon detection of an auto-negotiation error. 0 <sub>B</sub> <b>INACTIVE</b> Interrupt is masked out 1 <sub>B</sub> <b>ACTIVE</b> Interrupt is activated
ANC	10	RW	<b>Auto-Negotiation Complete Mask</b> When active, MDINT is activated upon completion of the auto-negotiation process. 0 <sub>B</sub> <b>INACTIVE</b> Interrupt is masked out 1 <sub>B</sub> <b>ACTIVE</b> Interrupt is activated



Field	Bits	Type	Description (cont'd)
LOR	8	RW	<b>SyncE Lost Of Reference</b> When active, MDINT is activated upon loss of SyncE reference clock. 0 <sub>B</sub> <b>INACTIVE</b> Interrupt is masked out 1 <sub>B</sub> <b>ACTIVE</b> Interrupt is activated
ULP	7	RW	<b>ULP Entry Indication Mask</b> 0 <sub>B</sub> <b>INACTIVE</b> Interrupt is masked out STA does not need to be informed of the event 1 <sub>B</sub> <b>ACTIVE</b> Interrupt is activated STA receives MDINT when PHY is about to enter ULPT Then the condition to ULP Entry to is based on PHY_CTL2.ULP_STA_BLOCK.
TEMP	6	RW	<b>TEMP</b> 0 <sub>B</sub> <b>INACTIVE</b> Interrupt is masked out STA does not require to be informed of the event 1 <sub>B</sub> <b>ACTIVE</b> Interrupt is activated Interrupt is raised when temperature goes beyond Normal Operating Range
ADSC	5	RW	<b>Link Speed Auto-Downspeed Detect Mask</b> When active, MDINT is activated upon detection of a link speed auto-downspeed event. 0 <sub>B</sub> <b>INACTIVE</b> Interrupt is masked out 1 <sub>B</sub> <b>ACTIVE</b> Interrupt is activated
MDIPC	4	RW	<b>MDI Polarity Change Detect Mask</b> When active, MDINT is activated upon detection of an MDI polarity change event. 0 <sub>B</sub> <b>INACTIVE</b> Interrupt is masked out 1 <sub>B</sub> <b>ACTIVE</b> Interrupt is activated
MDIXC	3	RW	<b>MDIX Change Detect Mask</b> When active, MDINT is activated upon detection of an MDI/MDIX cross-over change event. 0 <sub>B</sub> <b>INACTIVE</b> Interrupt is masked out 1 <sub>B</sub> <b>ACTIVE</b> Interrupt is activated
DXMC	2	RW	<b>Duplex Mode Change Mask</b> When active, MDINT is activated upon detection of full- or half-duplex change. 0 <sub>B</sub> <b>INACTIVE</b> Interrupt is masked out 1 <sub>B</sub> <b>ACTIVE</b> Interrupt is activated
LSPC	1	RW	<b>Link Speed Change Mask</b> When active, MDINT is activated upon detection of link speed change. 0 <sub>B</sub> <b>INACTIVE</b> Interrupt is masked out 1 <sub>B</sub> <b>ACTIVE</b> Interrupt is activated
LSTC	0	RW	<b>Link State Change Mask</b> When active, MDINT is activated upon detection of link status change. 0 <sub>B</sub> <b>INACTIVE</b> Interrupt is masked out 1 <sub>B</sub> <b>ACTIVE</b> Interrupt is activated

**Interrupt Status Register (Register 0.26)**

This register defines the event source for the MDINT interrupt sent from GPY to an external chip.

PHY\_ISTAT is a cleared on read by the STA.

IEEE Standard Register=0.26

**PHY\_ISTAT**

**Reset Value**

**Interrupt Status Register (Register 0.26)**

**0000<sub>H</sub>**

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>WOL</b>	<b>MSRE</b>	<b>NPRX</b>	<b>NPTX</b>	<b>ANE</b>	<b>ANC</b>	<b>Res</b>	<b>LOR</b>	<b>ULP</b>	<b>TEMP</b>	<b>ADSC</b>	<b>MDIPC</b>	<b>MDIXC</b>	<b>DXMC</b>	<b>LSPC</b>	<b>LSTC</b>
rosc	rosc	rosc	rosc	rosc	rosc		rosc	rosc	rosc	rosc	rosc	rosc	rosc	rosc	rosc

Field	Bits	Type	Description
WOL	15	ROSC	<p><b>Wake-on-LAN Interrupt Status</b></p> <p>When bit is set, the MDINT is activated upon detection of a valid Wake-on-LAN event.</p> <p>0<sub>B</sub>   <b>INACTIVE</b> This event is not the interrupt source 1<sub>B</sub>   <b>ACTIVE</b> WoL event is the source of the interrupt</p>
MSRE	14	ROSC	<p><b>Master/Slave Resolution Error Interrupt Status</b></p> <p>When bit is set, the MDINT is activated upon detection of a master/slave resolution error during a 1000BASE-T auto-negotiation.</p> <p>0<sub>B</sub>   <b>INACTIVE</b> This event is not the interrupt source 1<sub>B</sub>   <b>ACTIVE</b> MSRE event is the source of the interrupt</p>
NPRX	13	ROSC	<p><b>Next Page Received Interrupt Status</b></p> <p>When bit is set, the MDINT is activated upon reception of a next page in STD.AN_NPRX.</p> <p>0<sub>B</sub>   <b>INACTIVE</b> This event is not the interrupt source 1<sub>B</sub>   <b>ACTIVE</b> NPTX event is the source of the interrupt</p>
NPTX	12	ROSC	<p><b>Next Page Transmitted Interrupt Status</b></p> <p>When bit is set, the MDINT is activated upon transmission of the currently stored next page in STD.AN_NPTX.</p> <p>0<sub>B</sub>   <b>INACTIVE</b> This event is not the interrupt source 1<sub>B</sub>   <b>ACTIVE</b> NPTX event is the source of the interrupt</p>
ANE	11	ROSC	<p><b>Auto-Negotiation Error Interrupt Status</b></p> <p>When bit is set, the MDINT is activated upon detection of an auto-negotiation error.</p> <p>0<sub>B</sub>   <b>INACTIVE</b> This event is not the interrupt source 1<sub>B</sub>   <b>ACTIVE</b> ANEG error event is the source of the interrupt</p>
ANC	10	ROSC	<p><b>Auto-Negotiation Complete Interrupt Status</b></p> <p>When bit is set, the MDINT is activated upon completion of the auto-negotiation process.</p> <p>0<sub>B</sub>   <b>INACTIVE</b> This event is not the interrupt source 1<sub>B</sub>   <b>ACTIVE</b> ANEG complete event is the source of the interrupt</p>

Field	Bits	Type	Description (cont'd)
LOR	8	ROSC	<p><b>SyncE Lost Of Reference</b></p> <p>When bit is set, MDINT is activated upon loss of SyncE reference clock.</p> <p>0<sub>B</sub> <b>INACTIVE</b> This event is not the interrupt source</p> <p>1<sub>B</sub> <b>ACTIVE</b> LOR Change event is the source of the interrupt</p>
ULP	7	ROSC	<p><b>ULP Entry Indication</b></p> <p>0<sub>B</sub> <b>INACTIVE</b> No indication of ULP entry</p> <p>1<sub>B</sub> <b>ACTIVE</b> Indication of ULP EntryEntry to ULP is delayed until the STA has read PHY_ISTAT or not is based on PHY_CTL2.ULP_STA_BLOCK.</p>
TEMP	6	ROSC	<p><b>TEMP</b></p> <p>Indicate a Thermal Mitigation action must be taken when the temperature goes beyond Operating Range. It is recommended that the SoC initiates a link-down and change speed capability to reduce go back to normal thermal Range. When the temperature reaches the Maximum Absolute Ratings, the GPY resets for safety purpose. Thermal mitigation must ensure that the temperature maximum absolute ratings are never reached.</p> <p>0<sub>B</sub> <b>INACTIVE</b> This event is not the interrupt source</p> <p>1<sub>B</sub> <b>ACTIVE</b> TEMP Change event is the source of the interrupt</p>
ADSC	5	ROSC	<p><b>Link Speed Auto-Downspeed Detect Interrupt Status</b></p> <p>When bit is set, the MDINT is activated upon detection of a link speed auto-downspeed event.</p> <p>0<sub>B</sub> <b>INACTIVE</b> This event is not the interrupt source</p> <p>1<sub>B</sub> <b>ACTIVE</b> ADSC Change event is the source of the interrupt</p>
MDIPC	4	ROSC	<p><b>MDI Polarity Change Detect Interrupt Status</b></p> <p>When bit is set, the MDINT is activated upon detection of an MDI polarity change event.</p> <p>0<sub>B</sub> <b>INACTIVE</b> This event is not the interrupt source</p> <p>1<sub>B</sub> <b>ACTIVE</b> MDIPC Change event is the source of the interrupt</p>
MDIXC	3	ROSC	<p><b>MDIX Change Detect Interrupt Status</b></p> <p>When bit is set, the MDINT is activated upon detection of an MDI/MDIX cross-over change event.</p> <p>0<sub>B</sub> <b>INACTIVE</b> This event is not the interrupt source</p> <p>1<sub>B</sub> <b>ACTIVE</b> MDIX Change event is the source of the interrupt</p>
DXMC	2	ROSC	<p><b>Duplex Mode Change Interrupt Status</b></p> <p>When bit is set, the MDINT is activated upon detection of a full or half-duplex change.</p> <p>0<sub>B</sub> <b>INACTIVE</b> This event is not the interrupt source</p> <p>1<sub>B</sub> <b>ACTIVE</b> Duplex Mode Change event is the source of the interrupt</p>
LSPC	1	ROSC	<p><b>Link Speed Change Interrupt Status</b></p> <p>When bit is set, the MDINT is activated upon detection of link speed change.</p> <p>0<sub>B</sub> <b>INACTIVE</b> This event is not the interrupt source</p> <p>1<sub>B</sub> <b>ACTIVE</b> Link Speed Change event is the source of the interrupt</p>

Field	Bits	Type	Description (cont'd)
LSTC	0	ROSC	<b>Link State Change Interrupt Status</b> When bit is set, the MDINT is activated upon detection of link status change. 0 <sub>B</sub> <b>INACTIVE</b> This event is not the interrupt source 1 <sub>B</sub> <b>ACTIVE</b> Link State Change event is the source of the interrupt

**LED Control Register (Register 0.27)**

This register contains control bits for direct access to the LEDs by setting the on/off LEDxA bits ( with x from 0 to 4). To directly control the LED, the integrated LED functions must be disabled by the LEDxEN bit in this register. The integrated LED functions are specified in the more sophisticated LED control registers in MMD device VSPEC1.


IEEE Standard Register=0.27

**PHY\_LED**

**Reset Value**

**LED Control Register (Register 0.27)**

**FF00<sub>H</sub>**



Field	Bits	Type	Description
INV	15:12	RW	<b>Invert LED Output</b> This provide a per LED control to invert the output of the LEDs. set to '1' to support LEDs which are driven by VDDs. Set to '0' to support LEDs which are driven by the output pins of this product.
LED3EN	11	RW	<b>Enable Integrated Function of LED3</b> Write a 0 to this bit to disable the pre-configured integrated function for this LED. The LED remains off unless directly accessed via LED3DA. 0 <sub>B</sub> <b>DISABLE</b> Disables the integrated LED function 1 <sub>B</sub> <b>ENABLE</b> Enables the integrated LED function
LED2EN	10	RW	<b>Enable Integrated Function of LED2</b> Write a 0 to this bit to disable the pre-configured integrated function for this LED. The LED remains off unless directly accessed via LED2DA. 0 <sub>B</sub> <b>DISABLE</b> Disables the integrated LED function 1 <sub>B</sub> <b>ENABLE</b> Enables the integrated LED function
LED1EN	9	RW	<b>Enable Integrated Function of LED1</b> Write a 0 to this bit to disable the pre-configured integrated function for this LED. The LED remains off unless directly accessed via LED1DA. 0 <sub>B</sub> <b>DISABLE</b> Disables the integrated LED function 1 <sub>B</sub> <b>ENABLE</b> Enables the integrated LED function

Field	Bits	Type	Description (cont'd)
LED0EN	8	RW	<b>Enable Integrated Function of LED0</b> Write a 0 to this bit to disable the pre-configured integrated function for this LED. The LED remains off unless directly accessed via LED0DA. 0 <sub>B</sub> <b>DISABLE</b> Disables the integrated LED function 1 <sub>B</sub> <b>ENABLE</b> Enables the integrated LED function
RES1	7:4	RO	<b>Reserved</b> Write as zero, ignored on read.
LED3DA	3	RW	<b>Direct Access to LED3</b> Write a 1 to this bit to illuminate the LED. Note that LED3EN must be set to zero. 0 <sub>B</sub> <b>OFF</b> Switch off the LED 1 <sub>B</sub> <b>ON</b> Switch on the LED
LED2DA	2	RW	<b>Direct Access to LED2</b> Write a 1 to this bit to illuminate the LED. Note that LED2EN must be set to zero. 0 <sub>B</sub> <b>OFF</b> Switch off the LED 1 <sub>B</sub> <b>ON</b> Switch on the LED
LED1DA	1	RW	<b>Direct Access to LED1</b> Write a 1 to this bit to illuminate the LED. Note that LED1EN must be set to zero. 0 <sub>B</sub> <b>OFF</b> Switch off the LED 1 <sub>B</sub> <b>ON</b> Switch on the LED
LED0DA	0	RW	<b>Direct Access to LED0</b> Write a 1 to this bit to illuminate the LED. Note that LED0EN must be set to zero. 0 <sub>B</sub> <b>OFF</b> Switch off the LED 1 <sub>B</sub> <b>ON</b> Switch on the LED

**Firmware Version Register (Register 0.30)**

This register contains the version of the PHY firmware. The version number is initialized at boot time by the firmware with its current software version. This register is read-only by the external STA.

IEEE Standard Register=0.30

**PHY\_FWV**

**Firmware Version Register (Register 0.30)**

**Reset Value**

**0000<sub>H</sub>**

15	14	8	7	0
<b>REL</b>	<b>MAJOR</b>		<b>MINOR</b>	
ro	ro		ro	

Field	Bits	Type	Description
REL	15	RO	<b>Release Indication</b> This parameter indicates either a test or a release version. 0 <sub>B</sub> <b>TEST</b> Indicates a test version 1 <sub>B</sub> <b>RELEASE</b> Indicates a released version
MAJOR	14:8	RO	<b>Major Version Number</b> Specifies the main version release number of the firmware.
MINOR	7:0	RO	<b>Minor Version Number</b> Specifies the sub-version release number of the firmware.

### Internal Test Modes CDIAG and ABIST (Register 0.31)

This is the control register used to configure the Gigabit Ethernet behavior of the PHY. See also IEEE 802.3-2008 40.5.1.1.


IEEE Standard Register=0.31

### PHY\_TEST

Reset Value

**Internal Test Modes CDIAG and ABIST (Register 0.31)**

**0000<sub>H</sub>**



Field	Bits	Type	Description
TM	15:13	RW	<b>Proprietary Test Modes ABIST and CDIAG</b> Enter the test mode. Any value different from 6 or 7 has no effect. 110 <sub>B</sub> <b>CDIAG</b> GPY specificCable Diagnostic 111 <sub>B</sub> <b>ABIST</b> GPY specificAnalog build in self-test
RES	12:8	RW	<b>Reserved</b>
ABUART	7	RW	<b>ABIST UART output for debug</b> If set to 1, enable detail report on the debug UART output. This is used to debug the feature and not in production mode, because in that case the 2 LED signals are not used to indicate completion or pass fail. An alternative to UART is to read the STB via MDIO commands. 0 <sub>B</sub> <b>NORMAL</b> ABIST normal output 1 <sub>B</sub> <b>UART</b> ABIST output to UART
ABRET	6	RW	<b>ABIST ReTrig</b> If set to 1, enable restart of the selected ABIST test. This is used to debug the feature and not in production mode 0 <sub>B</sub> <b>NORMAL</b> Normal Mode 1 <sub>B</sub> <b>RETRIG</b> Restart the current ABIST Test

<b>Field</b>	<b>Bits</b>	<b>Type</b>	<b>Description (cont'd)</b>
ABSEL	5:4	RW	<b>ABIST sub-mode selection</b> 00B, ABIST Analog Tests 01B, ABIST DC tests 10B, reserved 11B, reserved 00 <sub>B</sub> <b>ANALOG</b> ABIST Analog Tests 01 <sub>B</sub> <b>DC</b> ABIST DC Tests
ABOPT	3:0	RW	<b>ABIST Option for DC test</b> In ABIST DC test 0000, ABIST DC test for 10BT mode LD, max positive differential level 0001, ABIST DC test for 1000BT mode LD, max positive differential level 0010, ABIST DC test for 10BT mode LD, 0 differential level 0011, ABIST DC test for 1000BT mode LD, 0 differential level 0100, ABIST DC test for 10BT mode LD, max negative differential level 0101, ABIST DC test for 1000BT mode LD, max negative differential level 0110, ABIST DC test for 2500BT mode LD, max positive differential level 0111, ABIST DC test for 2500BT mode LD, 0 differential level 1000, ABIST DC test for 2500BT mode LD, max negative differential level

## 6 MMD Registers Detailed Description

**Table 20 Register Access Type**

<b>Mode</b>	<b>Symbol</b>
Status Register, (Status, or Ability Register)	RO
Read-Write Register, (e.g. MDIO Register)	RW
Read-Write, Self-Clearing Register (bit is cleared after read from MDIO)	RWSC



## 6.1 Standard PMAPMD Registers for MMD=0x01

**Table 21 Registers Overview**

Register Short Name	Register Long Name	Reset Value
<a href="#">PMA_CTRL1</a>	PMA/PMD Control 1 (Register 1.0)	2058 <sub>H</sub>
<a href="#">PMA_STAT1</a>	PMA/PMD status 1 (Register 1.1)	0000 <sub>H</sub>
<a href="#">PMA_DEVID1</a>	PHY Identifier 1 (Register 1.2)	67C9 <sub>H</sub>
<a href="#">PMA_DEVID2</a>	PHY Identifier 2 (Register 1.3)	DC00 <sub>H</sub> <sup>1)</sup>
<a href="#">PMA_SPEED_ABILITY</a>	PMA/PMD speed ability (Register 1.4)	2070 <sub>H</sub>
<a href="#">PMA_DIP1</a>	Devices in package 1 (Register 1.5)	008B <sub>H</sub>
<a href="#">PMA_DIP2</a>	Devices in package 2 (Register 1.6)	C000 <sub>H</sub>
<a href="#">PMA_CTL2</a>	PMA/PMD control 2 (Register 1.7)	0030 <sub>H</sub>
<a href="#">PMA_STAT2</a>	PMA/PMD status 2 (Register 1.8)	8200 <sub>H</sub>
<a href="#">PMA_EXT_ABILITY</a>	PMA/PMD Extended Ability (Register 1.11)	41A0 <sub>H</sub>
<a href="#">PMA_PACKID1</a>	AN package identifier (Register 1.14)	67C9 <sub>H</sub>
<a href="#">PMA_PACKID2</a>	AN package identifier (Register 1.15)	DC00 <sub>H</sub> <sup>1)</sup>
<a href="#">PMA_MGBT_EXTAB</a>	PMAPMD Extended Ability (Register 1.21)	0001 <sub>H</sub>
<a href="#">PMA_MGBT_STAT</a>	MULTIGBASE-T status (Register 1.129)	0000 <sub>H</sub>
<a href="#">PMA_MGBT_POLARITY</a>	MULTIGBASE-T pair swap and polarity (Register 1.130)	0003 <sub>H</sub>
<a href="#">PMA_MGBT_TX_PBO</a>	MULTIGBASE-T TX power backoff and PHY short reach setting (Register 1.131)	0000 <sub>H</sub>
<a href="#">PMA_MGBT_TEST_MODE</a>	MULTIGBASE-T test mode (Register 1.132)	0000 <sub>H</sub>
<a href="#">PMA_MGBT_SNR_OPMARGIN_A</a>	MULTIGBASE-T SNR Margin Channel A (Register 1.133)	0000 <sub>H</sub>
<a href="#">PMA_MGBT_SNR_OPMARGIN_B</a>	MULTIGBASE-T SNR Margin Channel B (Register 1.134)	0000 <sub>H</sub>
<a href="#">PMA_MGBT_SNR_OPMARGIN_C</a>	MULTIGBASE-T SNR Margin Channel C (Register 1.135)	0000 <sub>H</sub>
<a href="#">PMA_MGBT_SNR_OPMARGIN_D</a>	MULTIGBASE-T SNR Margin Channel D (Register 1.136)	0000 <sub>H</sub>
<a href="#">PMA_MGBT_MINMARGIN_A</a>	MULTIGBASE-T SNR Min Margin Channel A (Register 1.137)	0000 <sub>H</sub>
<a href="#">PMA_MGBT_MINMARGIN_B</a>	MULTIGBASE-T SNR Min Margin Channel B (Register 1.138)	0000 <sub>H</sub>
<a href="#">PMA_MGBT_MINMARGIN_C</a>	MULTIGBASE-T SNR Min Margin Chan C (Register 1.139)	0000 <sub>H</sub>
<a href="#">PMA_MGBT_MINMARGIN_D</a>	MULTIGBASE-T SNR Min Margin Chan D (Register 1.140)	0000 <sub>H</sub>
<a href="#">PMA_MGBT_POWER_A</a>	MULTIGBASE-T Rx Power Channel A (Register 1.141)	0000 <sub>H</sub>

**Table 21 Registers Overview (cont'd)**

Register Short Name	Register Long Name	Reset Value
<a href="#">PMA_MGBT_POWER_B</a>	MULTIGBASE-T Rx Power Channel B (Register 1.142)	0000 <sub>H</sub>
<a href="#">PMA_MGBT_POWER_C</a>	MULTIGBASE-T Rx Power Chan C (Register 1.143)	0000 <sub>H</sub>
<a href="#">PMA_MGBT_POWER_D</a>	MULTIGBASE-T Rx Power Chan D (Register 1.144)	0000 <sub>H</sub>
<a href="#">PMA_MGBT_SKEW_DELAY_0</a>	MULTIGBASE-T skew delay 0 (Register 1.145)	0000 <sub>H</sub>
<a href="#">PMA_MGBT_SKEW_DELAY_1</a>	MULTIGBASE-T skew delay 1 (Register 1.146)	0000 <sub>H</sub>
<a href="#">PMA_MGBT_FAST_RETRAIN_STA_CTRL</a>	MULTIGBASE-T skew delay 2 (Register 1.147)	0000 <sub>H</sub>
<a href="#">PMA_TIMESYNC_CAP</a>	PMA TimeSync Capability Indication (Register 1.1800)	0000 <sub>H</sub>

1) For the device specific reset value, refer to Product Naming table in the [Package Outline](#) chapter.

### 6.1.1 Standard PMAPMD Registers for MMD=0x01

This chapter describes all registers of PMAPMD in detail.

#### PMA/PMD Control 1 (Register 1.0)

IEEE Standard Register=1.0

#### PMA\_CTRL1

#### PMA/PMD Control 1 (Register 1.0)

**Reset Value**

**2058<sub>H</sub>**

15	14	13	12	11	10		7	6	5		2	1	0
<b>RST</b>	<b>Res</b>	<b>SSL</b>	<b>Res</b>	<b>LOW_POWER*</b>		<b>Res</b>		<b>SSM</b>		<b>SPEED_SEL</b>		<b>NS1</b>	<b>NS2</b>
rw		rw		rw				rw		rw		ro	ro

Field	Bits	Type	Description
RST	15	RW	<b>Reset</b> 1 = PMA/PMD reset 0 = Normal operation
SSL	13	RW	<b>Speed Selection (LSB)</b> Used in conjunction with field SPEED_SEL_MSB MSB LSB: 1 1 = bits 5:2 are used to select speed (SPEED_SEL field) 1 0 = 1000 Mb/s 0 1 = 100 Mb/s 0 0 = 10 Mb/s
LOW_POWER	11	RW	<b>Low power</b> 1 = Enter Low power mode 0 = Normal operation

Field	Bits	Type	Description (cont'd)
SSM	6	RW	<b>Speed Selection (MSB)</b> Used in conjunction with field SPEED_SEL_LSB MSB LSB: 1 1 = bits 5:2 select speed (SPEED_SEL field) 1 0 = 1000 Mb/s 0 1 = 100 Mb/s 0 0 = 10 Mb/s
SPEED_SEL	5:2	RW	<b>Speed Selection</b> Bit usage ( from bit 5 to bit 2): 1 x x x = Reserved 0 1 1 1 = Not supported 0 1 1 0 = 2.5 Gb/s 0 1 0 0 = Not supported, defaults to 2.5 Gb/s 0 0 1 1 = Not supported, defaults to 2.5 Gb/s 0 0 1 0 = Not supported, defaults to 2.5 Gb/s 0 0 0 1 = Not supported, defaults to 2.5 Gb/s 0 0 0 0 = Not supported, defaults to 2.5 Gb/s 0110 <sub>B</sub> <b>S2G5</b> Forced Speed is 2G5
NS1	1	RO	<b>Not Supported</b> PMA remote loop-back mode is not supported by GPY
NS2	0	RO	<b>Not Supported</b> PMA local loop-back mode is not supported by GPY

**PMA/PMD status 1 (Register 1.1)**

IEEE Standard Register=1.1

**PMA\_STAT1**

**PMA/PMD status 1 (Register 1.1)**

**Reset Value**

**0000<sub>H</sub>**

15	8	7	6	3	2	1	0		
Res				FAUL T	Res		RX_LI NK*	LOW_ POW*	Res
				ro			ro	ro	

Field	Bits	Type	Description
FAULT	7	RO	<b>Fault</b> 1 = Fault condition detected 0 = Fault condition not detected
RX_LINK_STA TUS	2	RO	<b>Receive Link Status</b> 1 = PMA/PMD receive link up 0 = PMA/PMD receive link down
LOW_POWER _ABILITY	1	RO	<b>Low Power Ability</b> 1 = PMA/PMD supports low power mode 0 = PMA/PMD does not support low power mode

**PHY Identifier 1 (Register 1.2)**

IEEE Standard Register=1.2


Bits 31 - 16 of Device ID

**PMA\_DEVID1**

**Reset Value**

**PHY Identifier 1 (Register 1.2)**

**67C9<sub>H</sub>**



Field	Bits	Type	Description
OUI	15:0	RO	<b>Organizationally Unique Identifier</b> Organizationally Unique Identifier Bits 3:18

**PHY Identifier 2 (Register 1.3)**

IEEE Standard Register=1.3


Bits 15 - 0 of Device ID

**PMA\_DEVID2**

**Reset Value**

**PHY Identifier 2 (Register 1.3)**

**DC00<sub>H</sub>**



Field	Bits	Type	Description
OUI	15:10	RO	<b>Organizationally Unique Identifier Bits 19:24</b>
LDN	9:4	RO	<b>Device Number</b> Specifies the device number <sup>1)</sup> to distinguish between several products.
LDRN	3:0	RO	<b>Device Number</b> Specifies the device revision number <sup>1)</sup> to distinguish between several versions of this device

1) For the device specific reset value, refer to Product Naming table in the [Package Outline](#) chapter.

**PMA/PMD speed ability (Register 1.4)**

IEEE Standard Register=1.4

**PMA\_SPEED\_ABILITY**

**Reset Value**

**PMA/PMD speed ability (Register 1.4)**

**2070<sub>H</sub>**

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Res	CAP_5G	CAP_2G5	RES2	Res	CAP_100G	CAP_40G	CAP_10_1G	CAP_10M	CAP_100M	CAP_1000M	Res	R10PASS	CAP_2BA	CAP_10G	
		ro	ro	ro		ro	ro	ro	ro	ro	ro		ro	ro	ro	

Field	Bits	Type	Description
CAP_5G	14	RO	<b>Not Supported</b> 1 = PMA/PMD is capable of operating at 5 Gb/s 0 = PMA/PMD is not capable of operating as 5 Gb/s
CAP_2G5	13	RO	<b>2.5 G capable</b> 1 = PMA/PMD is capable of operating at 2.5 Gb/s 0 = PMA/PMD is not capable of operating as 2.5 Gb/s
RES2	12	RO	<b>Reserved</b> Value always 0
CAP_100G	9	RO	<b>Not Supported</b> 1 = PMA/PMD is capable of operating at 100 Gb/s 0 = PMA/PMD is not capable of operating as 100 Gb/s
CAP_40G	8	RO	<b>Not Supported</b> 1 = PMA/PMD is capable of operating at 40 Gb/s 0 = PMA/PMD is not capable of operating as 40 Gb/s
CAP_10_1G	7	RO	<b>Not Supported</b> 1 = PMA/PMD is capable of operating at 10 Gb/s downstream and 1 Gb/s upstream 0 = PMA/PMD is not capable of operating at 10 Gb/s downstream and 1 Gb/s upstream.
CAP_10M	6	RO	<b>10M capable</b> 1 = PMA/PMD is capable of operating at 10 Mb/s 0 = PMA/PMD is not capable of operating as 10 Mb/s
CAP_100M	5	RO	<b>100M capable</b> 1 = PMA/PMD is capable of operating at 100 Mb/s 0 = PMA/PMD is not capable of operating at 100 Mb/s
CAP_1000M	4	RO	<b>1000M capable</b> 1 = PMA/PMD is capable of operating at 1000 Mb/s 0 = PMA/PMD is not capable of operating at 1000 Mb/s
R10PASS_TS_CAPABLE	2	RO	<b>Not Supported</b> 1 = PMA/PMD is capable of operating as 10PASS-TS 0 = PMA/PMD is not capable of operating as 10PASS-TS

Field	Bits	Type	Description (cont'd)
CAP_2BASE_TL	1	RO	<b>Not Supported</b> 1 = PMA/PMD is capable of operating as 2BASE-TL 0 = PMA/PMD is not capable of operating as 2BASE-TL
CAP_10G_CAPP	0	RO	<b>Not Supported</b> 1 = PMA/PMD is capable of operating at 10 Gb/s 0 = PMA/PMD is not capable of operating at 10 Gb/s

**Devices in package 1 (Register 1.5)**

IEEE Standard Register=1.5

**PMA\_DIP1**

**Reset Value**

**Devices in package 1 (Register 1.5)**

**008B<sub>H</sub>**

15		12	11	10	9	8	7	6	5	4	3	2	1	0
RES		SEP_PMA*	SEP_PMA*	SEP_PMA*	SEP_PMA*	ANEG	TC	DTE_XS	PHY_XS	PCS	WIS	PMD_PMA	CLAU SE_*	
ro		ro	ro	ro	ro	ro	ro	ro	ro	ro	ro	ro	ro	

Field	Bits	Type	Description
RES	15:12	RO	<b>Reserved</b> Ignore on Read
SEP_PMA_4	11	RO	<b>Separate PMA (4)</b> 1 = Separated PMA (4) present in package 0 = Separated PMA (4) not present in package
SEP_PMA_3	10	RO	<b>Separate PMA (3)</b> 1 = Separated PMA (3) present in package 0 = Separated PMA (3) not present in package
SEP_PMA_2	9	RO	<b>Separate PMA (2)</b> 1 = Separated PMA (2) present in package 0 = Separated PMA (2) not present in package
SEP_PMA_1	8	RO	<b>Separate PMA (1)</b> 1 = Separated PMA (1) present in package 0 = Separated PMA (1) not present in package
ANEG	7	RO	<b>Auto-Negotiation present</b> This bit is always set to 1 in GPY 1 = Auto-Negotiation present in package 0 = Auto-Negotiation not present in package
TC	6	RO	<b>TC present</b> 1 = TC present in package 0 = TC not present in package
DTE_XS	5	RO	<b>DTE XS present</b> 1 = DTE XS present in package 0 = DTE XS not present in package



Field	Bits	Type	Description (cont'd)
PHY_XS	4	RO	<b>PHY XS present</b> 1 = PHY XS present in package 0 = PHY XS not present in package
PCS	3	RO	<b>PCS present</b> This bit is always set to 1 in GPY 1 = PCS present in package 0 = PCS not present in package
WIS	2	RO	<b>WIS present</b> 1 = WIS present in package 0 = WIS not present in package
PMD_PMA	1	RO	<b>PMD/PMA present</b> This bit is always set to 1 in GPY 1 = PMA/PMD present in package 0 = PMA/PMD not present in package
CLAUSE_22	0	RO	<b>Clause 22 registers present</b> This bit is always set to 1 in GPY 1 = Clause 22 registers present in package 0 = Clause 22 registers not present in package

**Devices in package 2 (Register 1.6)**

IEEE Standard Register=1.6

**PMA\_DIP2**

**Reset Value**

**Devices in package 2 (Register 1.6)**

**C000<sub>H</sub>**

15	14	13	12									0
VSPE C2	VSPE C1	CLA_2 2_*		RES								
ro	ro	ro		ro								

Field	Bits	Type	Description
VSPEC2	15	RO	<b>Vendor-specific device 2</b> This bit is always set to 1 in GPY 1 = Vendor-specific device 2 present in package 0 = Vendor-specific device 2 not present in package
VSPEC1	14	RO	<b>Vendor-specific device 1</b> This bit is always set to 1 in GPY 1 = Vendor-specific device 1 present in package 0 = Vendor-specific device 1 not present in package
CLA_22_EXT	13	RO	<b>Clause 22 extension</b> 1 = Clause 22 extension present in package 0 = Clause 22 extension not present in package
RES	12:0	RO	<b>Reserved</b> Ignore on read

**PMA/PMD control 2 (Register 1.7)**


IEEE Standard Register=1.7

**PMA\_CTL2**

**PMA/PMD control 2 (Register 1.7)**

**Reset Value**

**0030<sub>H</sub>**





Field	Bits	Type	Description
PMA_PMD_TY PE_SEL	5:0	RW	<p><b>PMA/PMD type selection</b></p> <p>5 4 3 2 1 0</p> <p>1 1 0 0 0 1 = unsupported, defaults to 2.5GBASE-T PMA</p> <p>1 1 0 0 0 0 = 2.5GBASE-T PMA</p> <p>1 0 1 1 x x = unsupported, defaults to 2.5GBASE-T PMA</p> <p>1 0 1 0 1 1 = unsupported, defaults to 2.5GBASE-T PMA</p> <p>1 0 1 0 1 0 = unsupported, defaults to 2.5GBASE-T PMA</p> <p>1 0 1 0 0 1 = unsupported, defaults to 2.5GBASE-T PMA</p> <p>1 0 1 0 0 0 = unsupported, defaults to 2.5GBASE-T PMA</p> <p>1 0 0 1 1 x = unsupported, defaults to 2.5GBASE-T PMA</p> <p>1 0 0 1 0 1 = unsupported, defaults to 2.5GBASE-T PMA</p> <p>1 0 0 1 0 0 = unsupported, defaults to 2.5GBASE-T PMA</p> <p>1 0 0 0 1 1 = unsupported, defaults to 2.5GBASE-T PMA</p> <p>1 0 0 0 1 0 = unsupported, defaults to 2.5GBASE-T PMA</p> <p>1 0 0 0 0 1 = unsupported, defaults to 2.5GBASE-T PMA</p> <p>1 0 0 0 0 0 = unsupported, defaults to 2.5GBASE-T PMA</p> <p>0 1 1 1 x x = unsupported, defaults to 2.5GBASE-T PMA</p> <p>0 1 1 0 1 1 = unsupported, defaults to 2.5GBASE-T PMA</p> <p>0 1 1 0 1 0 = unsupported, defaults to 2.5GBASE-T PMA</p> <p>0 1 1 0 0 1 = unsupported, defaults to 2.5GBASE-T PMA</p> <p>0 1 1 0 0 0 = unsupported, defaults to 2.5GBASE-T PMA</p> <p>0 1 0 1 1 1 = unsupported, defaults to 2.5GBASE-T PMA</p> <p>0 1 0 1 1 0 = unsupported, defaults to 2.5GBASE-T PMA</p> <p>0 1 0 1 0 1 = unsupported, defaults to 2.5GBASE-T PMA</p> <p>0 1 0 1 0 0 = unsupported, defaults to 2.5GBASE-T PMA</p> <p>0 1 0 0 1 1 = unsupported, defaults to 2.5GBASE-T PMA</p> <p>0 1 0 0 1 0 = unsupported, defaults to 2.5GBASE-T PMA</p> <p>0 1 0 0 0 1 = unsupported, defaults to 2.5GBASE-T PMA</p> <p>0 1 0 0 0 0 = unsupported, defaults to 2.5GBASE-T PMA</p> <p>0 0 1 1 1 1 = 10BASE-T PMA/PMD</p> <p>0 0 1 1 1 0 = 100BASE-TX PMA/PMD</p> <p>0 0 1 1 0 1 = unsupported, defaults to 2.5GBASE-T PMA</p> <p>0 0 1 1 0 0 = 1000BASE-T PMA/PMD</p> <p>0 0 1 0 1 1 = unsupported, defaults to 2.5GBASE-T PMA</p> <p>0 0 1 0 1 0 = unsupported, defaults to 2.5GBASE-T PMA</p> <p>0 0 1 0 0 1 = unsupported, defaults to 2.5GBASE-T PMA</p> <p>0 0 1 0 0 0 = unsupported, defaults to 2.5GBASE-T PMA</p> <p>0 0 0 1 1 1 = unsupported, defaults to 2.5GBASE-T PMA</p> <p>0 0 0 1 1 0 = unsupported, defaults to 2.5GBASE-T PMA</p> <p>0 0 0 1 0 1 = unsupported, defaults to 2.5GBASE-T PMA</p> <p>0 0 0 1 0 0 = unsupported, defaults to 2.5GBASE-T PMA</p> <p>0 0 0 0 1 1 = unsupported, defaults to 2.5GBASE-T PMA</p> <p>0 0 0 0 1 0 = unsupported, defaults to 2.5GBASE-T PMA</p> <p>0 0 0 0 0 1 = unsupported, defaults to 2.5GBASE-T PMA</p> <p>0 0 0 0 0 0 = unsupported, defaults to 2.5GBASE-T PMA</p>

**PMA/PMD status 2 (Register 1.8)**

IEEE Standard Register=1.8

**PMA\_STAT2**

**PMA/PMD status 2 (Register 1.8)**

**Reset Value**

**8200<sub>H</sub>**

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>DEVICE_PRE SENT</b>	<b>TX_FA UL*</b>	<b>RX_F AUL*</b>	<b>TX_FA ULT</b>	<b>RX_F AULT</b>	<b>EXT_A BI*</b>	<b>PMD_ TX_*</b>	<b>RMGB T_S*</b>	<b>RMGB T_L*</b>	<b>RMGB T_E*</b>	<b>RMGB T_L*</b>	<b>RMGB T_S*</b>	<b>RMGB T_L*</b>	<b>RMGB T_E*</b>	<b>PMA_ LOC*</b>	
ro	ro	ro	ro	ro	ro	ro	ro	ro	ro	ro	ro	ro	ro	ro	ro

Field	Bits	Type	Description
DEVICE_PRE SENT	15:14	RO	<b>Device present</b> 1 0 = Device responding at this address 1 1 = No device responding at this address 0 1 = No device responding at this address 0 0 = No device responding at this address
TX_FAULT_A BILITY	13	RO	<b>Transmit fault ability</b> 1 = PMA/PMD has the ability to detect a fault condition on the transmit path 0 = PMA/PMD does not have the ability to detect a fault condition on the transmit path
RX_FAULT_A BILITY	12	RO	<b>Receive fault ability</b> 1 = PMA/PMD has the ability to detect a fault condition on the receive path 0 = PMA/PMD does not have the ability to detect a fault condition on the receive path
TX_FAULT	11	RO	<b>Transmit fault</b> 1 = Fault condition on transmit path 0 = No fault condition on transmit path
RX_FAULT	10	RO	<b>Receive fault</b> 1 = Fault condition on receive path 0 = No fault condition on receive path
EXT_ABILITIE S	9	RO	<b>Extended abilities</b> 1 = PMA/PMD has extended abilities listed in register 1.11 0 = PMA/PMD does not have extended abilities
PMD_TX_DIS ABLE	8	RO	<b>PMD transmit disable</b> 1 = PMD has the ability to disable the transmit path 0 = PMD does not have the ability to disable the transmit path
RMGBT_SR_A BILITY	7	RO	<b>MULTIGBASE-SR ability</b> 1 = PMA/PMD is able to perform MULTIGBASE-SR 0 = PMA/PMD is not able to perform MULTIGBASE-SR
RMGBT_LR_A BILITY	6	RO	<b>MULTIGBASE-LR ability</b> 1 = PMA/PMD is able to perform MULTIGBASE-LR 0 = PMA/PMD is not able to perform MULTIGBASE-LR

Field	Bits	Type	Description (cont'd)
RMGBT_ER_ABILITY	5	RO	<b>MULTIGBASE-ER ability</b> 1 = PMA/PMD is able to perform MULTIGBASE-ER 0 = PMA/PMD is not able to perform MULTIGBASE-ER
RMGBT_LX4_ABILITY	4	RO	<b>MULTIGBASE-LX4 ability</b> 1 = PMA/PMD is able to perform MULTIGBASE-LX4 0 = PMA/PMD is not able to perform MULTIGBASE-LX4
RMGBT_SW_ABILITY	3	RO	<b>MULTIGBASE-SW ability</b> 1 = PMA/PMD is able to perform MULTIGBASE-SW 0 = PMA/PMD is not able to perform MULTIGBASE-SW
RMGBT_LW_ABILITY	2	RO	<b>MULTIGBASE-LW ability</b> 1 = PMA/PMD is able to perform MULTIGBASE-LW 0 = PMA/PMD is not able to perform MULTIGBASE-LW
RMGBT_EW_ABILITY	1	RO	<b>MULTIGBASE-EW ability</b> 1 = PMA/PMD is able to perform MULTIGBASE-EW 0 = PMA/PMD is not able to perform MULTIGBASE-EW
PMA_LOCAL_LOOPBACK	0	RO	<b>PMA Local Loop-back</b> 1 = PMA has the ability to perform a local loop-back function 0 = PMA does not have the ability to perform a local loop-back function

**PMA/PMD Extended Ability (Register 1.11)**

IEEE Standard Register=1.11

**PMA\_EXT\_ABILITY**

**Reset Value**

**PMA/PMD Extended Ability (Register 1.11)**

**41A0<sub>H</sub>**

15		14		13		11		10		9		8		7		6		5		4		3		2		1		0	
Res	R2G5_EX*			Res			R40G_10*	P2MP_AB*	R10B_ASE*	R100B_AS*	R1000_BA*	R1000_BA*	RMGBT_K*	RMGBT_K*	RMGBT_A*	RMGBT_L*	RMGBT_C*												
	ro						ro	ro	ro	ro	ro	ro	ro	ro	ro	ro	ro	ror	ror										

Field	Bits	Type	Description
R2G5_EXT_ABILITIES	14	RO	<b>2.5G/5G extended abilities</b> 1 = PMA/PMD has 2.5G/5G extended abilities listed in register 1.21 0 = PMA/PMD does not have 2.5G/5G extended abilities
R40G_100G_EXT_ABILITIES	10	RO	<b>40G/100G extended abilities</b> 1 = PMA/PMD has 40G/100G extended abilities listed in register 1.13 0 = PMA/PMD does not have 40G/100G extended abilities
P2MP_ABILITY	9	RO	<b>P2MP ability</b> 1 = PMA/PMD has P2MP abilities listed in register 1.12 0 = PMA/PMD does not have P2MP abilities
R10BASE_T_ABILITY	8	RO	<b>10BASE-T ability</b> 1 = PMA/PMD is able to perform 10BASE-T 0 = PMA/PMD is not able to perform 10BASE-T

Field	Bits	Type	Description (cont'd)
R100BASE_TX_ABILITY	7	RO	<b>100BASE-TX ability</b> 1 = PMA/PMD is able to perform 100BASE-TX 0 = PMA/PMD is not able to perform 100BASE-TX
R1000BASE_KX_ABILITY	6	RO	<b>1000BASE-KX ability</b> 1 = PMA/PMD is able to perform 1000BASE-KX 0 = PMA/PMD is not able to perform 1000BASE-KX
R1000BASE_T_ABILITY	5	RO	<b>1000BASE-T ability</b> 1 = PMA/PMD is able to perform 1000BASE-T 0 = PMA/PMD is not able to perform 1000BASE-T
RMGBT_KR_ABILITY	4	RO	<b>MULTIGBASE-KR ability</b> 1 = PMA/PMD is able to perform MULTIGBASE-KR 0 = PMA/PMD is not able to perform MULTIGBASE-KR
RMGBT_KX4_ABILITY	3	RO	<b>MULTIGBASE-KX4 ability</b> 1 = PMA/PMD is able to perform MULTIGBASE-KX4 0 = PMA/PMD is not able to perform MULTIGBASE-KX4
RMGBT_ABILITY	2	RO	<b>10GBASE-T ability</b> 1 = PMA/PMD is able to perform MULTIGBASE-T 0 = PMA/PMD is not able to perform MULTIGBASE-T
RMGBT_LRM_ABILITY	1	ROR	<b>MULTIGBASE-LRM ability</b> 1 = PMA/PMD is able to perform MULTIGBASE-LRM 0 = PMA/PMD is not able to perform MULTIGBASE-LRM
RMGBT_CX4_ABILITY	0	ROR	<b>MULTIGBASE-CX4 ability</b> 1 = PMA/PMD is able to perform MULTIGBASE-CX4 0 = PMA/PMD is not able to perform MULTIGBASE-CX4

**AN package identifier (Register 1.14)**


IEEE Standard Register=1.14

**PMA\_PACKID1**

**Reset Value**

**AN package identifier (Register 1.14)**

**67C9<sub>H</sub>**



Field	Bits	Type	Description
OUI	15:0	RO	<b>Organizationally Unique Identifier</b> Organizationally Unique Identifier Bits 3:18

### AN package identifier (Register 1.15)


IEEE Standard Register=1.15

#### PMA\_PACKID2

### AN package identifier (Register 1.15)

Reset Value

DC00<sub>H</sub>



Field	Bits	Type	Description
OUI	15:10	RO	<b>Organizationally Unique Identifier Bits 19:24</b>
LDN	9:4	RO	<b>Device Number</b> Specifies the device number <sup>1)</sup> to distinguish between several products.
LDRN	3:0	RO	<b>Device Number</b> Specifies the device revision number <sup>1)</sup> to distinguish between several versions of this device

1) For the device specific reset value, refer to Product Naming table in the [Package Outline](#) chapter.

### PMAPMD Extended Ability (Register 1.21)

Read only, write from STA has no effect


IEEE Standard Register=1.21

#### PMA\_MGBT\_EXTAB

### PMAPMD Extended Ability (Register 1.21)

Reset Value

0001<sub>H</sub>



Field	Bits	Type	Description
RES	15:2	RO	<b>Reserved</b> Value always 0
AB5G	1	RO	<b>PMA Ability to perform 5GBT</b> 0 <sub>B</sub> <b>UNABLE</b> PMA is not able to perform 5GBT 1 <sub>B</sub> <b>ABLE</b> PMA Able to perform 5GBT
AB2G5	0	RO	<b>PMA Ability to perform 2G5BT</b> 0 <sub>B</sub> <b>UNABLE</b> PMA is not able to perform 2G5BT 1 <sub>B</sub> <b>ABLE</b> PMA Able to perform 2G5BT

**MULTIGBASE-T status (Register 1.129)**

IEEE Standard Register=1.129

Indicates startup in 126.4.2.5 for 2.5G has been completed

When read as a 1, indicates that the startup protocol defined in 126.4.2.5 (for 2.5G/5GBASE-T) has been completed (link\_status=OK, pcs\_status = OK), and that the contents of bits 1.130.11:0 (Polarity), 1.131.15:10 (PBO), 1.145.14:8 (Skew), 1.146.14:8, and 1.146.6:0 (Skew), which are established during the startup protocol, are valid.


When read as a zero, bit 1.129.0 indicates that the startup process has not been completed, and that the contents of these bits that are established during the startup protocol are invalid. A PMA will return a value of zero in bit 1.129.1 if PMA link\_status=FAIL.

**PMA\_MGBT\_STAT**

**Reset Value**

**MULTIGBASE-T status (Register 1.129)**

**0000<sub>H</sub>**



Field	Bits	Type	Description
LP_INFORMATION_VALID	0	RO	<b>LP information valid</b> When set this bit indicates the startup protocol (126.4.2.5) has completed. 1 = Link partner information is valid 0 = Link partner information is invalid

**MULTIGBASE-T pair swap and polarity (Register 1.130)**


IEEE Standard Register=1.130

**PMA\_MGBT\_POLARITY**

Reset Value

**MULTIGBASE-T pair swap and polarity (Register 1.130)**

0003<sub>H</sub>



Field	Bits	Type	Description
PAIR_D_POLARITY	11	RO	<b>Pair D polarity</b> 1 = Polarity of pair D is reversed 0 = Polarity of pair D is not reversed
PAIR_C_POLARITY	10	RO	<b>Pair C polarity</b> 1 = Polarity of pair C is reversed 0 = Polarity of pair C is not reversed
PAIR_B_POLARITY	9	RO	<b>Pair B polarity</b> 1 = Polarity of pair B is reversed 0 = Polarity of pair B is not reversed
PAIR_A_POLARITY	8	RO	<b>Pair A polarity</b> 1 = Polarity of pair A is reversed 0 = Polarity of pair A is not reversed
MDI_MDI_X	1:0	RO	<b>MDI/MDI-X</b> Indicates the status of pair swaps at the MDI / MD-X 00 <sub>B</sub> <b>ABCD</b> CROSS Pair AB and Pair CD crossover 01 <sub>B</sub> <b>CD</b> CROSS Pair CD crossover only 10 <sub>B</sub> <b>AB</b> CROSS Pair AB crossover only 11 <sub>B</sub> <b>NORMAL</b> No crossover

**MULTIGBASE-T TX power backoff and PHY short reach setting (Register 1.131)**


IEEE Standard Register=1.131

**PMA\_MGBT\_TX\_PBO**

Reset Value

**MULTIGBASE-T TX power backoff and PHY short reach setting (Register 1.131)**

0000<sub>H</sub>



Field	Bits	Type	Description
LP_TX	15:13	RO	<b>Link partner TX</b> The power backoff setting of the link partner Bit number assignment: 15 14 13 ----- 1 1 1 = 14 dB 1 1 0 = 12 dB 1 0 1 = 10 dB 1 0 0 = 8 dB 0 1 1 = 6 dB 0 1 0 = 4 dB 0 0 1 = 2 dB 0 0 0 = 0 dB
TX_POWER_BACKOFF	12:10	RO	<b>TX power backoff</b> The power backoff of PHY211 PMA Bit number assignment: 12 11 10 ----- 1 1 1 = 14 dB 1 1 0 = 12 dB 1 0 1 = 10 dB 1 0 0 = 8 dB 0 1 1 = 6 dB 0 1 0 = 4 dB 0 0 1 = 2 dB 0 0 0 = 0 dB
SHORT_REACH_MODE	0	RO	<b>Short reach mode</b> 1 = PHY is operating in short reach mode (not supported) 0 = PHY is not operating in short reach mode

**MULTIGBASE-T test mode (Register 1.132)**


IEEE Standard Register=1.132

**PMA\_MGBT\_TEST\_MODE**

**Reset Value**

**MULTIGBASE-T test mode (Register 1.132)**

**0000<sub>H</sub>**






Field	Bits	Type	Description
TEST_MODE_CTL	15:13	RW	<b>Test mode control</b> 1 1 1 = Test mode 7 1 1 0 = Test mode 6 1 0 1 = Test mode 5 1 0 0 = Test mode 4 0 1 1 = Test mode 3 0 1 0 = Test mode 2 0 0 1 = Test mode 1 0 0 0 = Normal operation
TXTER_TEST	12:10	RW	<b>Transmitter test</b> Frequencies for tones used in Test Mode 4 1 1 1 = Reserved 1 1 0 = Dual tone 5 1 0 1 = Dual tone 4 1 0 0 = Dual tone 3 0 1 1 = Reserved 0 1 0 = Dual tone 2 0 0 1 = Dual tone 1 0 0 0 = Reserved

**MULTIGBASE-T SNR Margin Channel A (Register 1.133)**

Register 1.133 contains the current SNR operating margin measured at the slicer input for channel A for the MULTIGBASE-T PMA.

IEEE Standard Register=1.133

**PMA\_MGBT\_SNR\_OPMARGIN\_A** **Reset Value**  
**MULTIGBASE-T SNR Margin Channel A (Register 1.133)** **0000<sub>H</sub>**




Field	Bits	Type	Description
OPMARGIN_A	15:0	RO	<b>OPMARGIN_A</b> SNR operating margin measured at the slicer input for channel A

**MULTIGBASE-T SNR Margin Channel B (Register 1.134)**

Register 1.134 contains the current SNR operating margin measured at the slicer input for channel B for the MULTIGBASE-T PMA.

IEEE Standard Register=1.134

**PMA\_MGBT\_SNR\_OPMARGIN\_B** **Reset Value**  
**MULTIGBASE-T SNR Margin Channel B (Register 1.134)** **0000<sub>H</sub>**




Field	Bits	Type	Description
OPMARGIN_B	15:0	RO	<b>OPMARGIN_B</b> SNR operating margin measured at the slicer input for channel B

**MULTIGBASE-T SNR Margin Channel C (Register 1.135)**

Register 1.135 contains the current SNR operating margin measured at the slicer input for channel C for the MULTIGBASE-T PMA.

IEEE Standard Register=1.135

**PMA\_MGBT\_SNR\_OPMARGIN\_C** **Reset Value**  
**MULTIGBASE-T SNR Margin Channel C (Register 1.135)** **0000<sub>H</sub>**




Field	Bits	Type	Description
OPMARGIN_C	15:0	RO	<b>OPMARGIN_C</b> SNR operating margin measured at the slicer input for channel C

**MULTIGBASE-T SNR Margin Channel D (Register 1.136)**

Register 1.136 contains the current SNR operating margin measured at the slicer input for channel D for the MULTIGBASE-T PMA.

IEEE Standard Register=1.136

**PMA\_MGBT\_SNR\_OPMARGIN\_D** **Reset Value**  
**MULTIGBASE-T SNR Margin Channel D (Register 1.136)** **0000<sub>H</sub>**



Field	Bits	Type	Description
OPMARGIN_D	15:0	RO	<b>OPMARGIN_D</b> SNR operating margin measured at the slicer input for channel D

**MULTIGBASE-T SNR Min Margin Channel A (Register 1.137)**

The minimum margin channel A register contains a latched copy of the lowest value observed in the SNR operating margin channel A register (1.133) since the last read.

IEEE Standard Register=1.137

**PMA\_MGBT\_MINMARGIN\_A**

**Reset Value**

**MULTIGBASE-T SNR Min Margin Channel A (Register 1.137)**

**0000<sub>H</sub>**



Field	Bits	Type	Description
MINMARGIN_A	15:0	RO	<b>MINMARGIN_A</b> Lowest value observed in the SNR operating margin channel A register (1.133) since the last read

**MULTIGBASE-T SNR Min Margin Channel B (Register 1.138)**

The minimum margin channel A register contains a latched copy of the lowest value observed in the SNR operating margin channel B register (1.134) since the last read.


IEEE Standard Register=1.138

**PMA\_MGBT\_MINMARGIN\_B**

**Reset Value**

**MULTIGBASE-T SNR Min Margin Channel B (Register 1.138)**

**0000<sub>H</sub>**



Field	Bits	Type	Description
MINMARGIN_B	15:0	RO	<b>MINMARGIN_B</b> Lowest value observed in the SNR operating margin channel B register (1.134) since the last read

**MULTIGBASE-T SNR Min Margin Chan C (Register 1.139)**

The minimum margin channel C register contains a latched copy of the lowest value observed in the SNR operating margin channel C register (1.135) since the last read.

IEEE Standard Register=1.139

**PMA\_MGBT\_MINMARGIN\_C**

**MULTIGBASE-T SNR Min Margin Chan C (Register 1.139)**

**Reset Value**

**0000<sub>H</sub>**



Field	Bits	Type	Description
MINMARGIN_C	15:0	RO	<b>MINMARGIN_C</b> Lowest value observed in the SNR operating margin channel C register (1.135) since the last read

**MULTIGBASE-T SNR Min Margin Chan D (Register 1.140)**

The Minimum margin channel D register contains a latched copy of the lowest value observed in the SNR operating margin channel D register (1.136) since the last read.

IEEE Standard Register=1.140

**PMA\_MGBT\_MINMARGIN\_D**

**MULTIGBASE-T SNR Min Margin Chan D (Register 1.140)**

**Reset Value**

**0000<sub>H</sub>**



Field	Bits	Type	Description
MINMARGIN_D	15:0	RO	<b>MINMARGIN_D</b> Lowest value observed in the SNR operating margin channel D register (1.136) since the last read

**MULTIGBASE-T Rx Power Channel A (Register 1.141)**

The RX signal power channel A register is read only and contains the receive signal power measured at the MDI during training as described in 55.4.3.1.


IEEE Standard Register=1.141

**PMA\_MGBT\_POWER\_A**

**MULTIGBASE-T Rx Power Channel A (Register 1.141)**

**Reset Value**

**0000<sub>H</sub>**




Field	Bits	Type	Description
POWER_A	15:0	RO	<b>POWER_A</b> Receive signal power measured at the MDI during training

#### MULTIGBASE-T Rx Power Channel B (Register 1.142)

The RX signal power channel B register is read only and contains the receive signal power measured at the MDI during training as described in 55.4.3.1.

IEEE Standard Register=1.142

**PMA\_MGBT\_POWER\_B** **Reset Value**  
**MULTIGBASE-T Rx Power Channel B (Register 1.142)** **0000<sub>H</sub>**




Field	Bits	Type	Description
POWER_B	15:0	RO	<b>POWER_B</b> Receive signal power measured at the MDI during training

#### MULTIGBASE-T Rx Power Chan C (Register 1.143)

The RX signal power channel C register is read only and contains the receive signal power measured at the MDI during training as described in 55.4.3.1.

IEEE Standard Register=1.143

**PMA\_MGBT\_POWER\_C** **Reset Value**  
**MULTIGBASE-T Rx Power Chan C (Register 1.143)** **0000<sub>H</sub>**



Field	Bits	Type	Description
POWER_C	15:0	RO	<b>POWER_C</b> Receive signal power measured at the MDI during training

#### MULTIGBASE-T Rx Power Chan D (Register 1.144)

The RX signal power channel D register is read only and contains the receive signal power measured at the MDI during training as described in 55.4.3.1.


IEEE Standard Register=1.144

**PMA\_MGBT\_POWER\_D**

**Reset Value**

**MULTIGBASE-T Rx Power Chan D (Register 1.144)**

**0000<sub>H</sub>**



Field	Bits	Type	Description
POWER_D	15:0	RO	<b>POWER_D</b> Receive signal power measured at the MDI during training

**MULTIGBASE-T skew delay 0 (Register 1.145)**

IEEE Standard Register=1.145


The skew delay reports the current skew delay on each of the pairs with respect to physical pair A. It is reported with 1.25 ns resolution to an accuracy of 2.5 ns. The number is in two's complement notation with positive values representing delay and negative values representing advance with respect to physical pair A. If the delay exceeds the maximum amount that can be represented by the range (-80 ns to +78.75 ns), the field displays the maximum value.

**PMA\_MGBT\_SKEW\_DELAY\_0**

**Reset Value**

**MULTIGBASE-T skew delay 0 (Register 1.145)**

**0000<sub>H</sub>**



Field	Bits	Type	Description
SKEW_DELAY_B	14:8	RO	<b>Skew delay B</b> Skew delay for pair B

**MULTIGBASE-T skew delay 1 (Register 1.146)**

IEEE Standard Register=1.146

The skew delay reports the current skew delay on each of the pairs with respect to physical pair A. It is reported with 1.25 ns resolution to an accuracy of 2.5 ns. The number is in two's complement notation with positive values representing delay and negative values representing advance with respect to physical pair A. If the delay exceeds the maximum amount that can be represented by the range (-80 ns to +78.75 ns), the field displays the maximum value.

**PMA\_MGBT\_SKEW\_DELAY\_1**

**Reset Value**

**MULTIGBASE-T skew delay 1 (Register 1.146)**

**0000<sub>H</sub>**



Field	Bits	Type	Description
SKEW_DELAY_D	14:8	RO	<b>Skew delay D</b> Skew delay for pair D
SKEW_DELAY_C	6:0	RO	<b>Skew delay C</b> Skew delay for pair C

**MULTIGBASE-T skew delay 2 (Register 1.147)**

IEEE Standard Register=1.147

**PMA\_MGBT\_FAST\_RETRAIN\_STA\_CTRL**

Reset Value

**MULTIGBASE-T skew delay 2 (Register 1.147)**

0000<sub>H</sub>




Field	Bits	Type	Description
LP_FAST_RETRAIN_COUNT	15:11	RO	<b>LP fast retrain count</b> Counts the number of fast retrains requested by the link partner
LD_FAST_RETRAIN_COUNT	10:6	RO	<b>LD fast retrain count</b> Counts the number of fast retrains requested by the local device
FAST_RETRAIN_ABILITY	4	RO	<b>Fast retrain ability</b> 1 = Fast retrain capability is supported 0 = Fast retrain capability is not supported
FAST_RETRAIN_NEGOTIATED	3	RO	<b>Fast retrain negotiated</b> 1 = Fast retrain capability was negotiated 0 = Fast retrain capability was not negotiated
FAST_RETRAIN_SIG_TYPE	2:1	RW	<b>Fast retrain signal type</b> 11 = Reserved 10 = PHY signals Link Interruption during fast retrain 01 = PHY signals Local Fault during fast retrain 00 = PHY signals IDLE during fast retrain
FAST_RETRAIN_ENABLE	0	RW	<b>Fast retrain enable</b> 1 = Fast retrain capability is enabled 0 = Fast retrain capability is disabled

**PMA TimeSync Capability Indication (Register 1.1800)**

PMA TimeSync Capability indication Register.

GPY does not support providing data path delay information.  
IEEE Standard Register=1.1800

**PMA\_TIMESYNC\_CAP** **Reset Value**  
**PMA TimeSync Capability Indication (Register 1.1800)** **0000<sub>H</sub>**



Field	Bits	Type	Description
TXDEL	1	RO	<b>Transmit Data Path Delay Information</b> Not supported by GPY 0 <sub>B</sub> <b>NONE</b> PHYs do not have this capability 1 <sub>B</sub> <b>CAPABLE</b> min and max TX data path delay available
RXDEL	0	RO	<b>Receive Data Path Delay Information</b> Not supported by GPY 0 <sub>B</sub> <b>NONE</b> PHYs do not have this capability 1 <sub>B</sub> <b>CAPABLE</b> min and max RX data path delay available



## 6.2 Standard PCS Registers for MMD=0x03

This section describes the PCS registers for MMD device 0x03.

**Table 22 Registers Overview**

Register Short Name	Register Long Name	Reset Value
<a href="#">PCS_CTRL1</a>	PCS control 1 (Register 3.0)	205C <sub>H</sub>
<a href="#">PCS_STAT1</a>	PCS status 1 (Register 3.1)	0000 <sub>H</sub>
<a href="#">PCS_DEVID1</a>	PHY Identifier 1 (Register 3.2)	67C9 <sub>H</sub>
<a href="#">PCS_DEVID2</a>	PHY Identifier 2 (Register 3.3)	DC00 <sub>H</sub> <sup>1)</sup>
<a href="#">PCS_SPEED_ABILITY</a>	PCS speed ability (Register 3.4)	0040 <sub>H</sub>
<a href="#">PCS_DIP1</a>	PCS Devices in package 1 (Register 3.5)	008B <sub>H</sub>
<a href="#">PCS_DIP2</a>	PCS Devices in package 2 (Register 3.6)	C000 <sub>H</sub>
<a href="#">PCS_CTRL2</a>	PCS control 2 (Register 3.7)	000A <sub>H</sub>
<a href="#">PCS_STAT2</a>	PCS status 2 (Register 3.8)	9000 <sub>H</sub>
<a href="#">PCS_PACKID1</a>	PCS package identifier 1 (Register 3.14)	67C9 <sub>H</sub>
<a href="#">PCS_PACKID2</a>	PCS package identifier 2 (Register 3.15)	DC00 <sub>H</sub> <sup>1)</sup>
<a href="#">PCS_EEE_CAP</a>	PCS EEE capability (Register 3.20)	0006 <sub>H</sub>
<a href="#">PCS_EEE_CAP2</a>	EEE control and capability 2 (Register 3.21)	0001 <sub>H</sub>
<a href="#">PCS_EEE_WAKERR</a>	PCS EEE Status Register 1 (Register 3.22)	0000 <sub>H</sub>
<a href="#">PCS_2G5_STAT1</a>	BASE-R and 10GBASE-T PCS status 1 (Register 3.32)	0000 <sub>H</sub>
<a href="#">PCS_2G5_STAT2</a>	MULTIGBASE-T PCS status 2 (Register 3.33)	0000 <sub>H</sub>
<a href="#">PCS_TIMESYNC_CAP</a>	PCS TimeSync capability register (Register 3.1800)	0000 <sub>H</sub>

1) For the device specific reset value, refer to Product Naming table in the [Package Outline](#) chapter.

### 6.2.1 Standard PCS Registers for MMD=0x03

This chapter describes all registers of PCS in detail.

#### PCS control 1 (Register 3.0)

IEEE Standard Register=3.0

#### PCS\_CTRL1

#### PCS control 1 (Register 3.0)

Reset Value

205C<sub>H</sub>

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RST	LOOP BACK	SSL	Res	LOW POW*	RXCK ST	Res			SSM	SPEED_SEL				Res	
rw	rw	rw		rw	rw				rw				rw		

Field	Bits	Type	Description
RST	15	RW	<b>Reset</b> 1 = PCS reset - Self Clearing 0 = Normal operation
LOOPBACK	14	RW	<b>Loopback</b> 1 = Enable loopback mode 0 = Disable loopback mode
SSL	13	RW	<b>Forced Speed selection (LSB)</b> This bit is used in conjunction with SPEED_SEL_LSB MSB LSB 1 1 = bits 5:2 select speed 1 0 = 1000 Mb/s 0 1 = 100 Mb/s 0 0 = 10 Mb/s
LOW_POWER	11	RW	<b>Low power</b> 1 = Low-power mode 0 = Normal operation
RXCKST	10	RW	<b>Clock stop enable</b> 1 = The GPY will stop the (X)GMII clock during LPI 0 = Clock not stoppable The MAC can set this bit to active to allow the GPY to stop the clocking during the LPI_MODE.
SSM	6	RW	<b>Forced Speed selection (MSB)</b> This bit is used in conjunction with SPEED_SEL_MSB MSB LSB 1 1 = bits 5:2 select speed 1 0 = 1000 Mb/s 0 1 = 100 Mb/s 0 0 = 10 Mb/s
SPEED_SEL	5:2	RW	<b>Forced Speed selection Values</b> 1 1 x x = Reserved 0 1 1 1 = 2.5 Gb/s 0 1 0 1 = Reserved 0 1 0 0 = Unsupported, defaults to 2.5 Gb/s 0 0 1 1 = Unsupported, defaults to 2.5 Gb/s 0 0 1 0 = Unsupported, defaults to 2.5 Gb/s 0 0 0 1 = Unsupported, defaults to 2.5 Gb/s 0 0 0 0 = Unsupported, defaults to 2.5 Gb/s 0111 <sub>B</sub> <b>S2G5</b> Forced Speed is 2G5

**PCS status 1 (Register 3.1)**

IEEE Standard Register=3.1

**PCS\_STAT1**

**PCS status 1 (Register 3.1)**

**Reset Value**

**0000<sub>H</sub>**

15		12	11	10	9	8	7	6	5	3	2	1	0	
Res			TX_LP L*	RX_LP L*	TX_LP L*	RX_LP L*	FAUL T	TXCK ST	Res			PCS_ RX_*	LOW_ POW*	Res
ro			ro	ro	ro	ro	ro	ro	ro			ro	ro	

Field	Bits	Type	Description
TX_LPI_RXD	11	RO	<b>Tx LPI received</b> 1 = Tx PCS has received LPI 0 = LPI not received
RX_LPI_RXD	10	RO	<b>Rx LPI received</b> 1 = Rx PCS has received LPI 0 = LPI not received
TX_LPI_INDICATION	9	RO	<b>Tx LPI indication</b> 1 = Tx PCS is currently receiving LPI 0 = PCS is not currently receiving LPI
RX_LPI_INDICATION	8	RO	<b>Rx LPI indication</b> 1 = Rx PCS is currently receiving LPI 0 = PCS is not currently receiving LPI
FAULT	7	RO	<b>Fault</b> 1 = Fault condition detected 0 = No fault condition detected
TXCKST	6	RO	<b>Clock stop capable</b> 1 = The MAC may stop the clock during LPI 0 = Clock not stoppable
PCS_RX_LINK_STATUS	2	RO	<b>PCS receive link status</b> 1 = PCS receive link up 0 = PCS receive link down
LOW_POWER_ABILITY	1	RO	<b>Low-power ability</b> 1 = PCS supports low-power mode 0 = PCS does not support low-power mode

**PHY Identifier 1 (Register 3.2)**


IEEE Standard Register=3.2

**PCS\_DEVID1**

**Reset Value**

**PHY Identifier 1 (Register 3.2)**

**67C9<sub>H</sub>**



Field	Bits	Type	Description
OUI	15:0	RO	Organizationally Unique Identifier Bits 3:18

**PHY Identifier 2 (Register 3.3)**

Organizationally Unique Identifier Bits 19:24

IEEE Standard Register=3.3

**PCS\_DEVID2**

**Reset Value**

**PHY Identifier 2 (Register 3.3)**

**DC00<sub>H</sub>**



Field	Bits	Type	Description
OUI	15:10	RO	<b>Organizationally Unique Identifier Bits 19:24</b>
LDN	9:4	RO	<b>Device Number</b> Specifies the device number <sup>1)</sup> to distinguish between several products.
LDRN	3:0	RO	<b>Device Number</b> Specifies the device revision number <sup>1)</sup> to distinguish between several versions of this device

1) For the device specific reset value, refer to Product Naming table in the [Package Outline](#) chapter.

**PCS speed ability (Register 3.4)**

IEEE Standard Register=3.4

**PCS\_SPEED\_ABILITY**

**PCS speed ability (Register 3.4)**

**Reset Value**

**0040<sub>H</sub>**

15					7	6	5	4	3	2	1	0
Res				R2G5_CA*		Res		R100G_C*	R40G_CA*	R10PASS*	R10G_CA*	
				ro				ro	ro	ro	ro	

Field	Bits	Type	Description
R2G5_CAPABLE	6	RO	<b>2G5 capable</b> Bit is always set to 1 because PCS is capable of operating at 2.5 Gb/s
R100G_CAPABLE	3	RO	<b>100G capable</b> 1 = PCS is capable of operating at 100 Gb/s 0 = PCS is not capable of operating at 100 Gb/s
R40G_CAPABLE	2	RO	<b>40G capable</b> 1 = PCS is capable of operating at 40 Gb/s 0 = PCS is not capable of operating at 40 Gb/s
R10PASS_TS_2BASE_TL	1	RO	<b>10PASS-TS/2BASE-TL Capable</b> 1 = PCS is capable of operating as the 10P/2B PCS 0 = PCS is not capable of operating as the 10P/2B PCS
R10G_CAPABLE	0	RO	<b>10G capable</b> 1 = PCS is capable of operating at 10 Gb/s 0 = PCS is not capable of operating at 10 Gb/s

**PCS Devices in package 1 (Register 3.5)**

IEEE Standard Register=3.5

**PCS\_DIP1**

**PCS Devices in package 1 (Register 3.5)**

**Reset Value**

**008B<sub>H</sub>**

15				12	11	10	9	8	7	6	5	4	3	2	1	0
RES				SEPA_RAT*	SEP_PMA*	SEPA_RAT*	SEPA_RAT*	ANEG	TC	DTE_XS	PHY_XS	PCS	WIS_PRE*	PMD_PMA	CL22	
				ro	ro	ro	ro	ro	ro	ro	ro	ro	ro	ro	ro	

Field	Bits	Type	Description
RES	15:12	RO	<b>Reserved</b> Ignore on Read
SEPARATED_PMA_4	11	RO	<b>Separate PMA (4)</b> 1 = Separate PMA (4) present in package

Field	Bits	Type	Description (cont'd)
SEP_PMA_3	10	RO	<b>Separate PMA (3)</b> 1 = Separate PMA (3) present in package 0 = Separate PMA (3) not present in package
SEPARATED_PMA_2	9	RO	<b>Separate PMA (2)</b> 1 = Separate PMA (2) present in package present 0 = Separate PMA (2) not present in package
SEPARATED_PMA_1	8	RO	<b>Separate PMA (1)</b> 1 = Separate PMA (1) present in package present 0 = Separate PMA (1) not present in package
ANEG	7	RO	<b>Auto-Negotiation present</b> 1 = Auto-Negotiation present in package 0 = Auto-Negotiation not present in package
TC	6	RO	<b>TC present</b> 1 = TC present in package 0 = TC not present in package
DTE_XS	5	RO	<b>DTE XS present</b> 1 = DTE XS present in package 0 = DTE XS not present in package
PHY_XS	4	RO	<b>PHY XS present</b> 1 = PHY XS present in package 0 = PHY XS not present in package
PCS	3	RO	<b>PCS present</b> 1 = PCS present in package 0 = PCS not present in package
WIS_PRESENT	2	RO	<b>WIS present</b> 1 = WIS present in package 0 = WIS not present in package
PMD_PMA	1	RO	<b>PMD/PMA present</b> 1 = PMA/PMD present in package 0 = PMA/PMD not present in package
CL22	0	RO	<b>Clause 22 registers present</b> 1 = Clause 22 registers present in package 0 = Clause 22 registers not present in package

**PCS Devices in package 2 (Register 3.6)**

IEEE Standard Register=3.6

**PCS\_DIP2**

**PCS Devices in package 2 (Register 3.6)**

**Reset Value**

**C000<sub>H</sub>**

			15	14	13	12												0
<b>VEND OR_*</b>	<b>VEND OR_*</b>	<b>CLAU SE_*</b>	<b>RES</b>															
ro	ro	ro	ro															

Field	Bits	Type	Description
VENDOR_SPECIFIC_DEVICE_2	15	RO	<b>Vendor-specific device 2</b> 1 = Vendor-specific device 2 present in package 0 = Vendor-specific device 2 not present in package
VENDOR_SPECIFIC_DEVICE_1	14	RO	<b>Vendor-specific device 1</b> 1 = Vendor-specific device 1 present in package 0 = Vendor-specific device 1 not present in package
CLAUSE_22_EXTENSION	13	RO	<b>Clause 22 extension</b> 1 = Clause 22 extension present in package 0 = Clause 22 extension not present in package
RES	12:0	RO	<b>Reserved</b> Ignore on read

**PCS control 2 (Register 3.7)**


IEEE Standard Register=3.7

**PCS\_CTRL2**

**Reset Value**

**PCS control 2 (Register 3.7)**

**000A<sub>H</sub>**



Field	Bits	Type	Description
PCS_TYPE_SEL	3:0	RW	<b>PCS type selection</b> 1 0 1 1 = not supported, defaults to 2.5 Gb/s 1 0 1 1 = Select 2.5 Gb/s PCS type ( Default) 0 1 0 1 not supported, defaults to 2.5 Gb/s 0 1 0 0 not supported, defaults to 2.5 Gb/s 0 0 1 1 not supported, defaults to 2.5 Gb/s 0 0 1 0 not supported, defaults to 2.5 Gb/s 0 0 0 1 not supported, defaults to 2.5 Gb/s 0 0 0 0 not supported, defaults to 2.5 Gb/s

**PCS status 2 (Register 3.8)**

IEEE Standard Register=3.8

**PCS\_STAT2**

**PCS status 2 (Register 3.8)**

**Reset Value**

**9000<sub>H</sub>**

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	<b>DEVICE_PRE SENT</b>	<b>Res</b>	<b>R2G5_ CA*</b>	<b>TX_FA ULT</b>	<b>RX_F AULT</b>	<b>Res</b>				<b>R100G BA*</b>	<b>R40G BAS*</b>	<b>R10G BAS*</b>	<b>R10G BAS*</b>	<b>R10G BAS*</b>	<b>R10G BAS*</b>	
	ro		ro	ro	ro					ro	ro	ro	ro	ro	ro	

Field	Bits	Type	Description
DEVICE_PRE SENT	15:14	RO	<b>Device present</b> 1 0 = Device responding at this address 1 1 = No device responding at this address 0 1 = No device responding at this address 0 0 = No device responding at this address
R2G5_CAPABLE	12	RO	<b>2G5BASE-T capable</b> 1 = PCS is able to support 2.5GBASE-T PCS Type 0 = Not able to support 2.5GBASE-T
TX_FAULT	11	RO	<b>Transmit fault</b> 1 = Fault condition on transmit path 0 = No fault condition on transmit path
RX_FAULT	10	RO	<b>Receive fault</b> 1 = Fault condition on the receive path 0 = No fault condition on the receive path
R10GBASE_R_CAPABLE	5	RO	<b>100GBASE-R capable</b> 1 = PCS is able to support 100GBASE-R PCS type 0 = PCS is not able to support 100GBASE-R PCS type
R40GBASE_R_CAPABLE	4	RO	<b>40GBASE-R capable</b> 1 = PCS is able to support 40GBASE-R PCS type 0 = PCS is not able to support 40GBASE-R PCS type
R10GBASE_T_CAPABLE	3	RO	<b>10GBASE-T capable</b> 1 = PCS is able to support 10GBASE-T PCS type 0 = PCS is not able to support 10GBASE-T PCS type
R10GBASE_W_CAPABLE	2	RO	<b>10GBASE-W capable</b> 1 = PCS is able to support 10GBASE-W PCS type 0 = PCS is not able to support 10GBASE-W PCS type
R10GBASE_X_CAPABLE	1	RO	<b>10GBASE-X capable</b> 1 = PCS is able to support 10GBASE-X PCS type 0 = PCS is not able to support 10GBASE-X PCS type
R10GBASE_R_CAPABLE	0	RO	<b>10GBASE-R capable</b> 1 = PCS is able to support 10GBASE-R PCS types 0 = PCS is not able to support 10GBASE-R PCS types



**PCS package identifier 1 (Register 3.14)**


IEEE Standard Register=3.14

**PCS\_PACKID1**

**Reset Value**

**PCS package identifier 1 (Register 3.14)**

**67C9<sub>H</sub>**



Field	Bits	Type	Description
OUI	15:0	RO	Organizationally Unique Identifier Bits 3:18

**PCS package identifier 2 (Register 3.15)**


IEEE Standard Register=3.15

**PCS\_PACKID2**

**Reset Value**

**PCS package identifier 2 (Register 3.15)**

**DC00<sub>H</sub>**



Field	Bits	Type	Description
OUI	15:10	RO	<b>Organizationally Unique Identifier Bits 19:24</b>
LDN	9:4	RO	<b>Device Number</b> Specifies the device number <sup>1)</sup> to distinguish between several products.
LDRN	3:0	RO	<b>Device Number</b> Specifies the device revision number <sup>1)</sup> to distinguish between several versions of this device

1) For the device specific reset value, refer to Product Naming table in the [Package Outline](#) chapter.

**PCS EEE capability (Register 3.20)**


IEEE Standard Register=3.20

**PCS\_EEE\_CAP**

**Reset Value**

**PCS EEE capability (Register 3.20)**

**0006<sub>H</sub>**



Field	Bits	Type	Description
R10GBASE_K R_EEE	6	RO	<b>10GBASE-KR EEE</b> 1 = EEE is supported for 10GBASE-KR 0 = EEE is not supported for 10GBASE-KR
R10GBASE_K X4_EEE	5	RO	<b>10GBASE-KX4 EEE</b> 1 = EEE is supported for 10GBASE-KX4 0 = EEE is not supported for 10GBASE-KX4
R1000BASE_ KX_EEE	4	RO	<b>1000BASE-KX EEE</b> 1 = EEE is supported for 1000BASE-KX 0 = EEE is not supported for 1000BASE-KX
R10GBASE_T _EEE	3	RO	<b>10GBASE-T EEE</b> 1 = EEE is supported for 10GBASE-T 0 = EEE is not supported for 10GBASE-T
R1000BASE_T _EEE	2	RO	<b>1000BASE-T EEE</b> 1 = EEE is supported for 1000BASE-T 0 = EEE is not supported for 1000BASE-T
R100BASE_T X_EEE	1	RO	<b>100BASE-TX EEE</b> 1 = EEE is supported for 100BASE-TX 0 = EEE is not supported for 100BASE-TX

**EEE control and capability 2 (Register 3.21)**

Read only, write from STA has no effect


IEEE Standard Register=3.21

**PCS\_EEE\_CAP2**

**Reset Value**

**EEE control and capability 2 (Register 3.21)**

**0001<sub>H</sub>**



Field	Bits	Type	Description
RES	15:2	RO	<b>Reserved</b> Value always 0
AB5GEEEE	1	RO	<b>EEE supported for 5GBT</b> 0 <sub>B</sub> <b>UNABLE</b> EEE supported for 5GBT 1 <sub>B</sub> <b>ABLE</b> EEE supported for 5GBT
AB2G5EEEE	0	RO	<b>EEE supported for 2G5BT</b> 0 <sub>B</sub> <b>UNABLE</b> EEE not supported for 2G5BT 1 <sub>B</sub> <b>ABLE</b> EEE supported for 2G5BT

**PCS EEE Status Register 1 (Register 3.22)**


IEEE Standard Register=3.22

**PCS\_EEE\_WAKERR**

**Reset Value**

**PCS EEE Status Register 1 (Register 3.22)**

**0000<sub>H</sub>**



Field	Bits	Type	Description
ERRCNT	15:0	RWSC	<b>EEE Wake Error Counter</b> This is a 16-bit saturating counter indicating the number of times the GPY PHY fails to wake up within the EEE time. This counter is cleared upon read from the STA.

**BASE-R and 10GBASE-T PCS status 1 (Register 3.32)**


IEEE Standard Register=3.32

**PCS\_2G5\_STAT1**

**Reset Value**

**BASE-R and 10GBASE-T PCS status 1 (Register 3.32)**

**0000<sub>H</sub>**




Field	Bits	Type	Description
PCS2G5_LINK_STATUS	12	RO	<b>BASE-R and 10GBase-T RX Link Status</b> 1 = 2G5 PCS receive link up 0 = 2G5 PCS receive link down

Field	Bits	Type	Description (cont'd)
PCS2G5_PAT_TEST_AB	3	RO	<b>10GBASE-R PRBS9 pattern testing ability</b> 1 = PCS is able to support PRBS9 pattern testing 0 = PCS is not able to support PRBS9 pattern testing
PCS2G5_HI_BER	1	RO	<b>PCS 2G5 high BER</b> 1 = the 64B/65B receiver is detecting a BER above or equal to $10^{-4}$ 0 = the 64B/65B receiver is detecting a BER below $10^{-4}$ This bit is a direct reflection of the state of the hi_lfer variable in 126.3.6.2.2 for 2.5GBASE-T A latch high view of this status is reflected in MDIO register 3.33.14.
PCS2G5_BLOCK_LOCK	0	RO	<b>PCS 2G5 Block Lock</b> 1 = 64B/65B receiver has block lock 0 = 64B/65B receiver has no block lock

**MULTIGBASE-T PCS status 2 (Register 3.33)**

**PCS\_2G5\_STAT2** **Reset Value**  
**MULTIGBASE-T PCS status 2 (Register 3.33)** **0000<sub>H</sub>**



Field	Bits	Type	Description
LATCHED_BLOCK_LOCK	15	RWSC	<b>Latched block lock</b> 1 = PCS 2G5 has block lock 0 = PCS 2G5 does not have block lock
LATCHED_HIGH_BER	14	RWSC	<b>Latched high BER</b> 1 = PCS 2G5 has reported a high BER 0 = PCS 2G5 did not report a high BER
BER	13:8	RWSC	<b>BER</b> BER counter
ERRED_BLK	7:0	RWSC	<b>Errored blocks</b> Errored blocks counter

**PCS TimeSync capability register (Register 3.1800)**

IEEE Standard Register=3.1800

**PCS\_TIMESYNC\_CAP**

**PCS TimeSync capability register (Register 3.1800)**

**Reset Value**

**0000<sub>H</sub>**



Field	Bits	Type	Description
TIMESYNC_T X_PATH_DATA_DELAY	1	RO	<b>TimeSync transmit path data delay</b> 1 = PCS provides information on transmit path data delay in registers 3.1801 through 3.1804 0 = PCS does not provide information on transmit path data delay - for GPY, the value is always zero
TIMESYNC_R X_PATH_DATA_DELAY	0	RO	<b>TimeSync receive path data delay</b> 1 = PCS provides information on receive path data delay in registers 3.1805 through 3.1808 0 = PCS does not provide information on receive path data delay - for GPY, the value is always zero

### 6.3 Standard Auto-Negotiation Registers for MMD=0x07

This register file contains the auto-negotiation registers for MMD device 0x07.

**Table 23 Registers Overview**

Register Short Name	Register Long Name	Reset Value
<a href="#">ANEG_CTRL</a>	Auto-Negotiation Control (Register 7.0)	3000 <sub>H</sub>
<a href="#">ANEG_STAT</a>	Auto-Negotiation Status (Register 7.1)	0008 <sub>H</sub>
<a href="#">ANEG_DEVID1</a>	PHY Identifier 1 (Register 7.2)	67C9 <sub>H</sub>
<a href="#">ANEG_DEVID2</a>	PHY Identifier 2 (Register 7.3)	DC00 <sub>H</sub> <sup>1)</sup>
<a href="#">ANEG_DIP1</a>	Device in Package 1 (Register 7.5)	008B <sub>H</sub>
<a href="#">ANEG_DIP2</a>	Device in Package 2 (Register 7.6)	C000 <sub>H</sub>
<a href="#">ANEG_PACKID1</a>	AN package identifier (Register 7.14)	67C9 <sub>H</sub>
<a href="#">ANEG_PACKID2</a>	AN package identifier (Register 7.15)	DC00 <sub>H</sub> <sup>1)</sup>
<a href="#">ANEG_ADV</a>	ANEG Adv. for GPY (Register 7.16)	91E1 <sub>H</sub>
<a href="#">ANEG_LP_BP_AB</a>	AN Link Partner Base Page Ability (Register 7.19)	01E0 <sub>H</sub>
<a href="#">ANEG_XNP_TX1</a>	ANEG Local Dev XNP TX1 (Register 7.22)	0000 <sub>H</sub>
<a href="#">ANEG_XNP_TX2</a>	ANEG Local Dev XNP TX2 (Register 7.23)	0000 <sub>H</sub>
<a href="#">ANEG_XNP_TX3</a>	ANEG Local Dev XNP TX3 (Register 7.24)	0000 <sub>H</sub>
<a href="#">ANEG_LP_XNP_AB1</a>	ANEG Link Partner XNP RX (Register 7.25)	0000 <sub>H</sub>
<a href="#">ANEG_LP_XNP_AB2</a>	ANEG Link Partner XNP RX (Register 7.26)	0000 <sub>H</sub>
<a href="#">ANEG_LP_XNP_AB3</a>	ANEG Link Partner XNP RX (Register 7.27)	0000 <sub>H</sub>
<a href="#">ANEG_MGBT_AN_CTRL</a>	MULTI GBT AN Control Register (Register 7.32)	00A2 <sub>H</sub>
<a href="#">ANEG_MGBT_AN_STA</a>	MultiGBASE-T AN Status register (Register 7.33)	0000 <sub>H</sub>
<a href="#">ANEG_EEE_AN_ADV1</a>	EEE Advertisement 1 (Register 7.60)	0006 <sub>H</sub>
<a href="#">ANEG_EEE_AN_LPAB1</a>	EEE Link Partner Ability 1 (Register 7.61)	0000 <sub>H</sub>
<a href="#">ANEG_EEE_AN_ADV2</a>	EEE Advertisement 2 (Register 7.62)	0001 <sub>H</sub>
<a href="#">ANEG_EEE_LP_AB2</a>	EEE Link Partner Ability 2 (Register 7.63)	0001 <sub>H</sub>
<a href="#">ANEG_MGBT_AN_CTRL2</a>	MGBT ANEG Control 2 (Register 7.64)	0008 <sub>H</sub>

1) For the device specific reset value, refer to Product Naming table in the [Package Outline](#) chapter.

### 6.3.1 Standard Auto-Negotiation Registers for MMD=0x07

This chapter describes all registers of ANEG in detail.

#### Auto-Negotiation Control (Register 7.0)

The register controls the main function of Auto-Negotiation as defined in Clause 45. See IEEE 802.3 45.2.7.1.

This register mirrors register STD\_CTRL from Clause 22.

IEEE Standard Register=7.0

#### ANEG\_CTRL

#### Auto-Negotiation Control (Register 7.0)

Reset Value

3000<sub>H</sub>

15	14	13	12	11	10	9	8				0
<b>RST</b>	<b>RES3</b>	<b>XNP</b>	<b>ANEG_EN*</b>	<b>RES2</b>		<b>ANEG_RE*</b>	<b>RES1</b>				
RW	RO	RW	RW	RO		RW	RO				

Field	Bits	Type	Description
RST	15	RW	<b>Reset</b> Resets entire PHY to its default state. Active links are terminated. This is a self-clearing bit: GPY firmware sets it to zero by the hardware after reset is completed. 0 <sub>B</sub> <b>NORMAL</b> GPY Normal Operation 1 <sub>B</sub> <b>RESET</b> GPY Reset
RES3	14	RO	<b>Reserved</b> Value always zero, writes ignored.
XNP	13	RW	<b>Extended Next Page Control</b> 0 <sub>B</sub> <b>ZERO</b> Extended Next Page is disabled 1 <sub>B</sub> <b>ONE</b> Extended Next Page is enabled
ANEG_ENAB	12	RW	<b>Auto-Negotiation Enable</b> Enable the Auto-Negotiation process to determine the link configuration. Bit 7.0.12 is a copy of bit 0.12 in register 0 (STD_CTRL) (see 22.2.4.1.4). 0 <sub>B</sub> <b>ZERO</b> disable auto-negotiation process 1 <sub>B</sub> <b>ONE</b> enable auto-negotiation process
RES2	11:10	RO	<b>Reserved</b> Value always zero, writes ignored.
ANEG_RESTART	9	RW	<b>Restart Auto-Negotiation</b> The Auto-Negotiation process is restarted by setting bit 7.0.9 to one. Bit 7.0.9 is a mirror of bit 0.9 in register 0 (STD_CTRL) (see IEEE 802.3 22.2.4.1.7). Completion of ANEG is indicated in bit 0.1.5 and 7.1.5. 0 <sub>B</sub> <b>ZERO</b> Normal Operation 1 <sub>B</sub> <b>RESTART</b> Restart Auto-Negotiation process
RES1	8:0	RO	<b>Reserved</b> Value always zero, writes ignored

**Auto-Negotiation Status (Register 7.1)**

All the bits in the ANEG\_STA status register are read only, and correspond to the outcome or current status of the Auto-Negotiation process.


IEEE Standard Register=7.1

**ANEG\_STAT**

**Auto-Negotiation Status (Register 7.1)**

**Reset Value**

**0008<sub>H</sub>**



Field	Bits	Type	Description
RES3	15:10	RO	<b>Reserved</b> Value always zero, writes ignored.
PDF	9	RO	<b>Parallel detection fault</b> 0 <sub>B</sub> <b>NOFAULT</b> No fault was detected. 1 <sub>B</sub> <b>FAULT</b> Fault is detected via the parallel detection
RES2	8	RO	<b>Reserved</b> Value always zero, writes ignored
XNPS	7	RO	<b>Extended Next Page Status</b> When set to 1, bit 7.1.7 indicates that both the GPY and the link partner have indicated support for Extended Next Page. When set to 0, bit 7.1.7 indicates that Extended Next Page will not be used. 0 <sub>B</sub> <b>ZERO</b> Extended Next Page is not allowed. 1 <sub>B</sub> <b>ONE</b> Extended Next Page format is used.
PR	6	RO	<b>Page Received</b> The page received bit (7.1.6) is set to 1 to indicate that a new link codeword has been received and stored in the AN LP Base Page ability registers 7.19 or AN LP XNP ability registers 7.25 to 7.27. 0 <sub>B</sub> <b>ZERO</b> A page has not been received 1 <sub>B</sub> <b>ONE</b> A page has been received
ANEG_COMPLETE	5	RO	<b>Auto-Negotiation Complete</b> When read as a 1, bit 7.1.5 indicates that the Auto-Negotiation process has been completed, and that the contents of the Auto-Negotiation registers 7.16 and 7.19 are valid. When read as a zero, bit 7.1.5 indicates that the Auto-Negotiation process has not been completed, and that the contents of 7.19, 7.22 through 7.27, and 7.33 registers are as defined by the current state of the Auto-Negotiation protocol, or as written by manual configuration. 0 <sub>B</sub> <b>ZERO</b> Auto-Negotiation process has not completed 1 <sub>B</sub> <b>ONE</b> Auto-Negotiation process has completed



Field	Bits	Type	Description (cont'd)
ANEG_RF	4	RO	<b>Remote Fault</b> When read as one, bit 7.1.4 indicates that a remote fault condition has been detected. Bit 7.1.4 is a copy of bit 1.4 in register 1, device 0 (see 22.2.4). 0 <sub>B</sub> <b>NORMAL</b> No remote fault condition detected 1 <sub>B</sub> <b>FAULT</b> Remote fault condition detected
ANEG_ABLE	3	RO	<b>Auto-Negotiation Ability</b> Bit 7.1.3 is a copy of bit 1.3 in register 1 (see 22.2.4). This is the ANEG ability of the GPY. 0 <sub>B</sub> <b>UNABLE</b> PHY is not able to perform Auto-Negotiation 1 <sub>B</sub> <b>ABLE</b> PHY is able to perform Auto-Negotiation
LINKSTA	2	RO	<b>Link Status</b> When read as a one, bit 7.1.2 indicates that the PMA/PMD has determined that a valid link has been established. This bit is a duplicate of the PMA/PMD link status bit in 1.1.2. This bit latches low, so does not represent the current status but can be used to indicate link drop since the last read from the management interface. Reading this bit from MDIO resets the bit to the current value of the link. 0 <sub>B</sub> <b>DOWN</b> Link is down 1 <sub>B</sub> <b>UP</b> Link is Up
RES1	1	RO	<b>Value always zero, write ignored</b>
LP_ANEG_ABLE	0	RO	<b>Link partner auto-negotiation ability</b> 0 <sub>B</sub> <b>UNABLE</b> Link partner is not capable of auto-negotiation. 1 <sub>B</sub> <b>ABLE</b> Link partner is capable of auto-negotiation

**PHY Identifier 1 (Register 7.2)**

ANEG_DEVID1 PHY Identifier 1 (Register 7.2)	Reset Value
15	67C9 <sub>H</sub>
0	0
OUI	
ro	

Field	Bits	Type	Description
OUI	15:0	RO	<b>Organizationally Unique Identifier</b>

**PHY Identifier 2 (Register 7.3)**


Organizationally Unique Identifier  
 IEEE Standard Register=7.3

**ANEG\_DEVID2**

**PHY Identifier 2 (Register 7.3)**

**Reset Value**

**DC00<sub>H</sub>**



Field	Bits	Type	Description
OUI	15:10	RO	<b>Organizationally Unique Identifier</b>
LDN	9:4	RO	<b>Device Number</b> Specifies the device number <sup>1)</sup> to distinguish between several products.
LDRN	3:0	RO	<b>Device Number</b> Specifies the device revision number <sup>1)</sup> to distinguish between several versions of this device

1) For the device specific reset value, refer to Product Naming table in the [Package Outline](#) chapter.

**Device in Package 1 (Register 7.5)**


IEEE Standard Register=7.5

**ANEG\_DIP1**

**Device in Package 1 (Register 7.5)**

**Reset Value**

**008B<sub>H</sub>**



Field	Bits	Type	Description
RES	15:12	RO	<b>Reserved</b> Ignore on Read
PMA4	11	RO	<b>Separate PMA4 present in package</b> 0 <sub>B</sub> <b>ABSENT</b> Separate PMA4 not present in package 1 <sub>B</sub> <b>PRESENT</b> Separate PMA4 present in package
PMA3	10	RO	<b>Separate PMA3 present in package</b> 0 <sub>B</sub> <b>ABSENT</b> Separate PMA3 not present in package 1 <sub>B</sub> <b>PRESENT</b> Separate PMA3 present in package

Field	Bits	Type	Description (cont'd)
PMA2	9	RO	<b>Separate PMA2 present in package</b> 0 <sub>B</sub> <b>ABSENT</b> Separate PMA2 not present in package 1 <sub>B</sub> <b>PRESENT</b> Separate PMA2 present in package
PMA1	8	RO	<b>Separate PMA1 present in package</b> 0 <sub>B</sub> <b>ABSENT</b> Separate PMA1 not present inn package 1 <sub>B</sub> <b>PRESENT</b> Separate PMA1 present in package
ANEG	7	RO	<b>Auto-negotiation present in package</b> 0 <sub>B</sub> <b>ABSENT</b> ANEG not present inn package 1 <sub>B</sub> <b>PRESENT</b> ANEG present in package
TC	6	RO	<b>TC present in package</b> 0 <sub>B</sub> <b>ABSENT</b> TC registers not present in package 1 <sub>B</sub> <b>PRESENT</b> TC registers present in package
DTEXS	5	RO	<b>DTE XS present in package</b> 0 <sub>B</sub> <b>ABSENT</b> DTE XS registers not present in package 1 <sub>B</sub> <b>PRESENT</b> DTE XS registers present in package
PHYXS	4	RO	<b>PHYXS present in package</b> 0 <sub>B</sub> <b>ABSENT</b> PHYXS registers not present in package 1 <sub>B</sub> <b>PRESENT</b> PHYXS registers present in package
PCS	3	RO	<b>PCS present in package</b> 0 <sub>B</sub> <b>ABSENT</b> PCS registers not present in package 1 <sub>B</sub> <b>PRESENT</b> PCS registers present in package
WIS	2	RO	<b>WIS present in package</b> 0 <sub>B</sub> <b>ABSENT</b> WIS registers present in package 1 <sub>B</sub> <b>PRESENT</b> WIS registers present in package
PMAPMD	1	RO	<b>PMA PMD presence in package</b> 0 <sub>B</sub> <b>ABSENT</b> PMA PMD registers not present in package 1 <sub>B</sub> <b>PRESENT</b> PMA PMD registers present in package
CL22	0	RO	<b>Clause 22 register present in package</b> 0 <sub>B</sub> <b>ABSENT</b> Clause 22 registers no present in package 1 <sub>B</sub> <b>PRESENT</b> Clause 22 registers present in package

**Device in Package 2 (Register 7.6)**

IEEE Standard Register=7.6

**ANEG\_DIP2**

**Reset Value**

**Device in Package 2 (Register 7.6)**

**C000<sub>H</sub>**

15	14	13	12								0
<b>VSPE C2</b>	<b>VSPE C1</b>	<b>CL22E XT</b>	<b>RES</b>								
ro	ro	ro	ro								

Field	Bits	Type	Description
VSPEC2	15	RO	<b>Vendor Specific Device 2 present in package</b> 0 <sub>B</sub> <b>ABSENT</b> Vendor Specific Device 2 not present in package 1 <sub>B</sub> <b>PRESENT</b> Vendor Specific Device 2 present in package
VSPEC1	14	RO	<b>Vendor Specific Device 1 present in package</b> 0 <sub>B</sub> <b>ABSENT</b> Vendor Specific Device 1 not present in package 1 <sub>B</sub> <b>PRESENT</b> Vendor Specific Device 1 present in package
CL22EXT	13	RO	<b>Clause 22 extension present in package</b> 0 <sub>B</sub> <b>ABSENT</b> Clause 22 extension not present in package 1 <sub>B</sub> <b>PRESENT</b> Clause 22 extension present in package
RES	12:0	RO	<b>Reserved</b> Ignore on read

**AN package identifier (Register 7.14)**


IEEE Standard Register=7.14

**ANEG\_PACKID1**

**AN package identifier (Register 7.14)**

**Reset Value**

**67C9<sub>H</sub>**



Field	Bits	Type	Description
OUI	15:0	RO	<b>Organizationally Unique Identifier</b> Organizationally Unique Identifier Bits 3:18

**AN package identifier (Register 7.15)**


IEEE Standard Register=7.15

**ANEG\_PACKID2**

**AN package identifier (Register 7.15)**

**Reset Value**

**DC00<sub>H</sub>**



Field	Bits	Type	Description
OUI	15:10	RO	<b>Organizationally Unique Identifier Bits 19:24</b>
LDN	9:4	RO	<b>Device Number</b> Specifies the device number <sup>1)</sup> to distinguish between several products.

Field	Bits	Type	Description (cont'd)
LDRN	3:0	RO	<b>Device Number</b> Specifies the device revision number <sup>1)</sup> to distinguish between several versions of this device

1) For the device specific reset value, refer to Product Naming table in the [Package Outline](#) chapter.

### ANEG Adv. for GPY (Register 7.16)

This register is a copy of the Auto-Negotiation advertisement register (Register 4). A read to the AN advertisement register (7.16) reports the value of the Auto-Negotiation advertisement register (Register 4); writes to the AN advertisement register (7.16) cause a write to occur to the Auto-Negotiation advertisement register (Register 4).  
IEEE Standard Register=7.16

### ANEG\_ADV

**Reset Value**

### ANEG Adv. for GPY (Register 7.16)

**91E1<sub>H</sub>**

15				14				13				12				11				5				4				0			
<b>NP</b>				<b>RES</b>				<b>RF</b>				<b>XNP</b>				<b>TAF</b>								<b>SF</b>							
rw				ro				rw				rw				rw								rw							

Field	Bits	Type	Description
NP	15	RW	<b>Next Page Able</b> 0 <sub>B</sub> <b>INACTIVE</b> No Next page allowed 1 <sub>B</sub> <b>ACTIVE</b> Additional Next Page will follow.
RES	14	RO	<b>Reserved</b> Write as zero, ignore on read.
RF	13	RW	<b>Remote Fault</b> The remote fault bit allows indication of a fault to the link partner. See IEEE 802.3 28.2.1.2.4.
XNP	12	RW	<b>Indicates that GPY supports transmission of Extended Next Pages</b> 0 <sub>B</sub> <b>UNABLE</b> GPY is XNP unable 1 <sub>B</sub> <b>ABLE</b> GPY is XNP able
TAF	11:5	RW	<b>Technology Ability Field</b> The technology ability field is an 8-bit wide field containing information indicating supported technologies. GPY supports 10BASE-T (Half and Full Duplex), 100BASE-TX (Half and Full Duplex) and both symmetric and asymmetric PAUSE. 40 <sub>H</sub> <b>PS_ASYM</b> Advertise asymmetric pause 20 <sub>H</sub> <b>PS_SYM</b> Advertise symmetric pause 10 <sub>H</sub> <b>DBT4</b> Advertise 100BASE-T4 08 <sub>H</sub> <b>DBT_FDX</b> Advertise 100BASE-TX full duplex 04 <sub>H</sub> <b>DBT_HDX</b> Advertise 100BASE-TX half duplex 02 <sub>H</sub> <b>XBT_FDX</b> Advertise 10BASE-T full duplex 01 <sub>H</sub> <b>XBT_HDX</b> Advertise 10BASE-T half duplex

Field	Bits	Type	Description (cont'd)
SF	4:0	RW	<b>Selector Field</b> This field is always set to 1 because GPY only supports 802.3 Ethernet standard. 00001 <sub>B</sub> <b>IEEE8023</b> IEEE802.3Select the IEEE 802.3 technology

**AN Link Partner Base Page Ability (Register 7.19)**

Register 7.19 is a copy of register 5 from Clause 28. It contains the Base Page received from the link partner. All of the bits in the AN LP Base Page ability register are read only.


IEEE Standard Register=7.19

**ANEG\_LP\_BP\_AB**

**Reset Value**

**AN Link Partner Base Page Ability (Register 7.19)**

**01E0<sub>H</sub>**




Field	Bits	Type	Description
NP	15	RO	<b>Link Partner Next Page</b> Next page request indication from the link partner. See IEEE 802.3 28.2.1.2.6. 0 <sub>B</sub> <b>INACTIVE</b> No Next Page to Follow 1 <sub>B</sub> <b>ACTIVE</b> Additional Next Page will follow
ACK	14	RO	<b>Link Partner Acknowledge</b> Acknowledgement indication from the link partner's link code word. See IEEE 802.3 28.2.1.2.5. 0 <sub>B</sub> <b>INACTIVE</b> Device did not successfully receive its Link Partner's LCW 1 <sub>B</sub> <b>ACTIVE</b> The device has successfully received its link partner's link code word
RF	13	RO	<b>Link Partner Remote Fault</b> Remote fault indication from the link partner. See IEEE 802.3 28.2.1.2.4. 0 <sub>B</sub> <b>NONE</b> Remote fault is not indicated by the link partner 1 <sub>B</sub> <b>FAULT</b> Remote fault is indicated by the link partner
XNP	12	RO	<b>Link Partner XNP Ability</b> 0 <sub>B</sub> <b>UNABLE</b> Link Partner is not XNP able 1 <sub>B</sub> <b>ABLE</b> Link Partner is XNP able

Field	Bits	Type	Description (cont'd)
TAF	11:5	RW	<b>Technology Ability Field</b> Indicate the link partner's supported technologies received in base page. 40 <sub>H</sub> <b>PS_ASYM</b> Advertise asymmetric pause 20 <sub>H</sub> <b>PS_SYM</b> Advertise symmetric pause 10 <sub>H</sub> <b>DBT4</b> Advertise 100BASE-T4 08 <sub>H</sub> <b>DBT_FDX</b> Advertise 100BASE-TX full duplex 04 <sub>H</sub> <b>DBT_HDX</b> Advertise 100BASE-TX half duplex 02 <sub>H</sub> <b>XBT_FDX</b> Advertise 10BASE-T full duplex 01 <sub>H</sub> <b>XBT_HDX</b> Advertise 10BASE-T half duplex
SF	4:0	RO	<b>Link Partner Selector Field</b> The selector field represents one of the 32 possible messages with encoding definitions shown in IEEE 802.3 Annex 28A. 0x00 = Reserved 0x01 = IEEE 802.3 0x02 = IEEE 802.9 ISLAN-16T 0x03 = IEEE 802.5 0x04 = IEEE 1394 0x05 -> 0x1F = Reserve 00001 <sub>B</sub> <b>IEEE8023</b> IEEE802.3 Select the IEEE802.3 technology

**ANEG Local Dev XNP TX1 (Register 7.22)**

**ANEG\_XNP\_TX1** **Reset Value**  
**ANEG Local Dev XNP TX1 (Register 7.22)** **0000<sub>H</sub>**



Field	Bits	Type	Description
NP	15	RW	<b>Next Page</b> When NP bit is set, the GPY requests to transmit one additional page. Next Page transmission ends when both ends of a link segment set their Next Page bits to logic zero, indicating that neither has anything additional to transmit. See IEEE 802.3 28.2.3.4. 0 <sub>B</sub> <b>INACTIVE</b> No Next Page to Follow 1 <sub>B</sub> <b>ACTIVE</b> Additional next page(s) will follow
RES	14	RO	<b>Reserved</b> Write as zero, ignore on read.

Field	Bits	Type	Description (cont'd)
MP	13	RW	<b>Message Page</b> Message Page (MP) is used by the Next Page function to differentiate a Message Page from an Unformatted Page. Only message pages are used by GPY. 0 <sub>B</sub> <b>UNFOR</b> Unformatted Page 1 <sub>B</sub> <b>MESSG</b> Message Page
ACK2	12	RW	<b>Acknowledge 2</b> Not used during GPY auto negotiation. 0 <sub>B</sub> <b>INACTIVE</b> Device cannot comply with message 1 <sub>B</sub> <b>ACTIVE</b> Device will comply with message
TOGG	11	RO	<b>Toggle</b> The Toggle bit is used to ensure proper synchronization between the GPY and the Link Partner. See IEEE 802.3 28.2.3.4. 0 <sub>B</sub> <b>ZERO</b> Previous value of the Tx LCW was ONE 1 <sub>B</sub> <b>ONE</b> Previous value of the Tx LCW was ZERO
MCF	10:0	RW	<b>Message Code Field</b> When Message Page bit is set to 1 (7.16.1), this field is the Message Code Field of a message page used in Next Page exchange. The message codes are described in IEEE802.3 Appendix 28C. It is used to indicate the type of message in UCF1 and UCF2. 0x0 = Reserved 0x1 = Null message 0x2 = One Unformatted Page (UP) with TAF follows 0x3 = Two UPs with TAF follows 0x4 = Remote fault details message 0x5 = OUI message 0x6 = PHY ID message 0x7 = 100BASE-T2 message 0x8 = 1000BASE-T message 0x9 = MULTIGBASE-T message 0xA = EEE technology capability follows in next UP 0xB = OUI XNP

**ANEG Local Dev XNP TX2 (Register 7.23)**

Unformatted Code field 1 contains Seed information and advertises support of 1GBT full duplex and half duplex.

See 28.2.3.4


IEEE Standard Register=7.23

**ANEG\_XNP\_TX2**

**Reset Value**

**ANEG Local Dev XNP TX2 (Register 7.23)**

**0000<sub>H</sub>**





Field	Bits	Type	Description
UCF1	15:0	RW	<b>Unformatted Code Field 1</b> Transmits Master-Slave Seed bit to facilitate Auto-negotiation resolution, port type and duplex capability.

**ANEG Local Dev XNP TX3 (Register 7.24)**

Unformatted Code field 2 - Register 7.24

See 28.2.3.4


IEEE Standard Register=7.24

**ANEG\_XNP\_TX3**

**Reset Value**

**ANEG Local Dev XNP TX3 (Register 7.24)**

**0000<sub>H</sub>**



Field	Bits	Type	Description
UCF2	15:0	RO	<b>Unformatted Code Field 2</b> 2.5 GBASE-T ability is advertised by default

**ANEG Link Partner XNP RX (Register 7.25)**


IEEE Standard Register=7.25

**ANEG\_LP\_XNP\_AB1**

**Reset Value**

**ANEG Link Partner XNP RX (Register 7.25)**

**0000<sub>H</sub>**



Field	Bits	Type	Description
NP	15	RO	<b>Link Partner Next Page</b> See 28.2.3.4.3 Next Page (NP) is used by the Next Page function to indicate whether or not this is the last Next Page to be transmitted. 0 <sub>B</sub> <b>INACTIVE</b> Last Page 1 <sub>B</sub> <b>ACTIVE</b> Additional next page(s) will follow

Field	Bits	Type	Description (cont'd)
ACK	14	RO	<b>Link Partner Acknowledge</b> As defined in 28.2.1.2.5. Acknowledge (Ack) is used by the Auto-Negotiation function to indicate that GPY has successfully received its Link Partner's link codeword.
MP	13	RO	<b>Link Partner Message Page</b> Indicates that the content of MCF is either an unformatted page or a formatted message. See IEEE 802.3 28.2.3.4. 0 <sub>B</sub> <b>UNFOR</b> Unformatted Page 1 <sub>B</sub> <b>MESSG</b> Message Page
ACK2	12	RO	<b>Link Partner Acknowledge 2</b> See IEEE 802.3 28.2.3.4. 0 <sub>B</sub> <b>INACTIVE</b> Device cannot comply with message 1 <sub>B</sub> <b>ACTIVE</b> Device will comply with message
TOGG	11	RO	<b>Link Partner Toggle</b> See IEEE 802.3 28.2.3.4. Set to the opposite of TOGG bit in previous page. 0 <sub>B</sub> <b>ZERO</b> Previous value of the TX LCW was ONE 1 <sub>B</sub> <b>ONE</b> Previous value of the TX LCW was ZERO
MCF	10:0	RO	<b>Link Partner Message Code Field</b> Indicate the type of Message Code. See IEEE802.3 28.2.3.4 009 <sub>H</sub> <b>MC_2G5BT</b> Message Code for 2G5BT

**ANEG Link Partner XNP RX (Register 7.26)**


IEEE Standard Register=7.26

**ANEG\_LP\_XNP\_AB2**

**ANEG Link Partner XNP RX (Register 7.26)**

**Reset Value**

**0000<sub>H</sub>**



Field	Bits	Type	Description
UCF1	15:0	RO	<b>Unformatted Code Field 1</b> See 28.2.3.4

**ANEG Link Partner XNP RX (Register 7.27)**


IEEE Standard Register=7.27

**ANEG\_LP\_XNP\_AB3**

**ANEG Link Partner XNP RX (Register 7.27)**

**Reset Value**

**0000<sub>H</sub>**



Field	Bits	Type	Description
UCF2	15:0	RO	<b>Unformatted Code Field 2</b> See 28.2.3.4

**MULTI GBT AN Control Register (Register 7.32)**

Advertise the GPY Capabilities


IEEE Standard Register=7.32

**ANEG\_MGBT\_AN\_CTRL**

**MULTI GBT AN Control Register (Register 7.32)**

**Reset Value**

**00A2<sub>H</sub>**



Field	Bits	Type	Description
MS_MAN_EN	15	RW	<b>Master Slave Config Manual Config Enable</b> 0 <sub>B</sub> <b>ANEG</b> ANEG is used to determine Master-Slave selection 1 <sub>B</sub> <b>MAN</b> Manual Config, MSCV bit determines Master-Slave
MSCV	14	RW	<b>Master Slave Config Value</b> 0 <sub>B</sub> <b>SLAVE</b> Manual set to SLAVE 1 <sub>B</sub> <b>MASTER</b> Manual set to MASTER
PT	13	RW	<b>Port Type</b> 0 <sub>B</sub> <b>MASTER</b> Preference as Master - Single Port Device 1 <sub>B</sub> <b>SLAVE</b> Preference as Slave - Multiport Device
AB_10GBT	12	RO	<b>10GBASE-T Ability</b> Not Supported - always 0
RES2	11:9	RO	<b>Reserved</b> Value always zero, writes ignored.

Field	Bits	Type	Description (cont'd)
AB_5GBT	8	RO	<b>5GBASE-T ability</b> Not supported by GPY 0 <sub>B</sub> <b>UNABLE</b> Do not Advertise PHY as 5GBASE-T capable 1 <sub>B</sub> <b>ABLE</b> Advertise PHY as 5GBASE-T capable
AB_2G5BT	7	RW	<b>2.5 G BASE-T ability</b> 0 <sub>B</sub> <b>UNABLE</b> Do not Advertise PHY as 2.5GBASE-T capable 1 <sub>B</sub> <b>ABLE</b> Advertise PHY as 2.5GBASE-T capable
FR_5GBT	6	RO	<b>5 G BASE-T Fast Retrain Ability</b> Not supported by GPY. See 45.2.7.10 bz 0 <sub>B</sub> <b>UNABLE</b> Do not Advertise PHY as 5GBT Fast retrain able 1 <sub>B</sub> <b>ABLE</b> Advertise PHY as 5GBASE-T Fast Retrain capable
FR_2G5BT	5	RW	<b>2.5 G BASE-T Fast Retrain Ability</b> 0 <sub>B</sub> <b>UNABLE</b> Do not Advertise PHY as 2.5G Fast Retrain Able 1 <sub>B</sub> <b>ABLE</b> Advertise PHY as 2.5G Fast retrain able
RES1	4:3	RO	<b>Reserved</b> Value always zero, writes ignored.
LDPMA	2	RW	<b>GPY PMA training reset request</b> If set to one the GPY expects the link partner to reset the PMA training PRBS for every PMA training frame. If bit is zero then the GPY expects link partner to run PMA training PRBS continuously through every PMA training frame
FR	1	RW	<b>Fast Retrain Ability</b>
LDL	0	RW	<b>GPY Loop Timing Ability</b>

**MultiGBASE-T AN Status register (Register 7.33)**

IEEE Standard Register=7.33

**ANEG\_MGBT\_AN\_STA**

**Reset Value**

**MultiGBASE-T AN Status register (Register 7.33)**

**0000<sub>H</sub>**

15											7	6	5	4	3	2	1	0		
Res												AB_5 GBT	AB_2 G5BT	FR_5G BT	FR_2G 5BT	Res				
												ro	ro	ro	ro					

Field	Bits	Type	Description
AB_5GBT	6	RO	<b>5G BASE-T Ability of Link Partner</b> This bit is only valid after link is established and ANEG completed. 0 <sub>B</sub> <b>UNABLE</b> Link partner is not capable of 5GBASE-T 1 <sub>B</sub> <b>ABLE</b> Link partner is capable of 5GBASE-T

Field	Bits	Type	Description (cont'd)
AB_2G5BT	5	RO	<b>2.5 G BASE-T Ability of Link Partner</b> This bit is only valid after link is established and ANEG completed ( bit 7.1.5 is set to 1). 0 <sub>B</sub> <b>UNABLE</b> Link partner is not capable of 2.5GBASE-T 1 <sub>B</sub> <b>ABLE</b> Link partner is capable of 2.5GBASE-T
FR_5GBT	4	RO	<b>5 G BASE-T Fast Retrain Ability of Link Partner</b> This bit is only valid after link is established and ANEG completed. 0 <sub>B</sub> <b>UNABLE</b> Link partner is not capable of 5GBT fast retrain 1 <sub>B</sub> <b>ABLE</b> Link partner is capable of 5GBASE-T fast retrain
FR_2G5BT	3	RO	<b>2.5 G BASE-T Fast Retrain Ability of Link Partner</b> This bit is only valid after link is established and ANEG completed ( bit 7.1.5 is set to 1). 0 <sub>B</sub> <b>UNABLE</b> Link partner is not capable of 2.5GBT fast retrain 1 <sub>B</sub> <b>ABLE</b> Link partner is capable of 2.5GBASE-T fast retrain

**EEE Advertisement 1 (Register 7.60)**

IEEE Standard Register=7.60

**ANEG\_EEE\_AN\_ADV1**

**Reset Value**

**EEE Advertisement 1 (Register 7.60)**

**0006<sub>H</sub>**

15					7	6	5	4	3	2	1	0
						EEE_1 0G*	EEE_1 0G*	EEE_1 00*	EEE_1 0G*	EEE_1 00*	EEE_1 00*	Res
						ro	ro	ro	ro	rw	rw	

Field	Bits	Type	Description
EEE_10GBKR	6	RO	<b>Support of 10GBASE-KR EEE</b> 0 <sub>B</sub> <b>DISABLED</b> This PHY mode is not supported for EEE 1 <sub>B</sub> <b>ENABLE</b> This PHY mode is supported for EEE
EEE_10GBKX 4	5	RO	<b>Support of 10GBASE-KX4 EEE</b> 0 <sub>B</sub> <b>DISABLED</b> This PHY mode is not supported for EEE 1 <sub>B</sub> <b>ENABLE</b> This PHY mode is supported for EEE
EEE_1000BKX	4	RO	<b>Support of 1000BASE-KX EEE</b> 0 <sub>B</sub> <b>DISABLED</b> This PHY mode is not supported for EEE 1 <sub>B</sub> <b>ENABLE</b> This PHY mode is supported for EEE
EEE_10GBT	3	RO	<b>Support of 10GBASE-T EEE</b> 0 <sub>B</sub> <b>DISABLED</b> This PHY mode is not supported for EEE 1 <sub>B</sub> <b>ENABLE</b> This PHY mode is supported for EEE
EEE_1000BT	2	RW	<b>Support of 1000BASE-T EEE</b> 0 <sub>B</sub> <b>DISABLED</b> This PHY mode is not supported for EEE 1 <sub>B</sub> <b>ENABLE</b> This PHY mode is supported for EEE

Field	Bits	Type	Description (cont'd)
EEE_100BTX	1	RW	<b>Support of 100BASE-TX EEE</b> 0 <sub>B</sub> <b>DISABLED</b> This PHY mode is not supported for EEE 1 <sub>B</sub> <b>ENABLE</b> This PHY mode is supported for EEE

**EEE Link Partner Ability 1 (Register 7.61)**

After the AN process is completed, this register reflects the contents of the link partner's EEE advertisement register. The definitions are the same as for the EEE AN advertisement 1 register.

IEEE Standard Register=7.61


All of the bits in the EEE LP ability 1 register are read only. A write operation to the EEE LP advertisement register has no effect.

**ANEG\_EEE\_AN\_LPAB1**

**Reset Value**

**EEE Link Partner Ability 1 (Register 7.61)**

**0000<sub>H</sub>**



Field	Bits	Type	Description
EEE_10GBKR	6	RO	<b>Support of 10GBASE-KR EEE</b> 0 <sub>B</sub> <b>DISABLED</b> This PHY mode is not supported for EEE 1 <sub>B</sub> <b>ENABLE</b> This PHY mode is supported for EEE
EEE_10GBKX 4	5	RO	<b>Support of 10GBASE-KX4 EEE</b> 0 <sub>B</sub> <b>DISABLED</b> This PHY mode is not supported for EEE 1 <sub>B</sub> <b>ENABLE</b> This PHY mode is supported for EEE
EEE_1000BKX	4	RO	<b>Support of 1000BASE-KX EEE</b> 0 <sub>B</sub> <b>DISABLED</b> This PHY mode is not supported for EEE 1 <sub>B</sub> <b>ENABLE</b> This PHY mode is supported for EEE
EEE_10GBT	3	RO	<b>Support of 10GBASE-T EEE</b> 0 <sub>B</sub> <b>DISABLED</b> This PHY mode is not supported for EEE 1 <sub>B</sub> <b>ENABLE</b> This PHY mode is supported for EEE
EEE_1000BT	2	RO	<b>Support of 1000BASE-T EEE</b> 0 <sub>B</sub> <b>DISABLED</b> This PHY mode is not supported for EEE 1 <sub>B</sub> <b>ENABLE</b> This PHY mode is supported for EEE
EEE_100BTX	1	RO	<b>Support of 100BASE-TX EEE</b> 0 <sub>B</sub> <b>DISABLED</b> This PHY mode is not supported for EEE 1 <sub>B</sub> <b>ENABLE</b> This PHY mode is supported for EEE

**EEE Advertisement 2 (Register 7.62)**

EEE advertisement 2 register is a continuation of EEE advertisement 1 register.


IEEE Standard Register=7.62

**ANEG\_EEE\_AN\_ADV2**

**Reset Value**

**EEE Advertisement 2 (Register 7.62)**

**0001<sub>H</sub>**



Field	Bits	Type	Description
RES	15:1	RO	<b>Reserved</b>
EEE2G5	0	RW	<b>Advertise 2G5BT EEE capability</b> 0 <sub>B</sub> <b>DISABLED</b> This PHY mode does not advertise 2G5BT EEE 1 <sub>B</sub> <b>ENABLE</b> This PHY mode does advertise 2G5BT EEE

**EEE Link Partner Ability 2 (Register 7.63)**

When the AN and training processes is completed, this register reflects the contents of the link partner's EEE advertisement 2 register.

IEEE Standard Register=7.63


All of the bits in the EEE LP ability 2 register are read-only. A write to the EEE LP ability 2 register will have no effect.

**ANEG\_EEE\_LP\_AB2**

**Reset Value**

**EEE Link Partner Ability 2 (Register 7.63)**

**0001<sub>H</sub>**



Field	Bits	Type	Description
RES	15:1	RO	<b>Reserved</b>
EEE2G5	0	RO	<b>Link Partner advertised 2G5BT EEE capability</b> 0 <sub>B</sub> <b>DISABLED</b> LP not 2G5BT EEE capable 1 <sub>B</sub> <b>ENABLE</b> LP 2G5BT EEE capable

### MGBT ANEG Control 2 (Register 7.64)

This register is an extension of ANEG Control Register for Multi GBT. Used for 2.5 G ANEG configuration.  
 IEEE Standard Register=7.64


Bit 7.64.3 is valid only if 7.32.5 is set to one advertising fast retrain ability, and is used to request the link partner whether to initially reset the THP during fast retrain. THP Bypass Request is exchanged during link training, see 126.4.2.5.10. If bit 7.64.3 is set to zero the GPY requests link partner not to reset THP during fast retrain. If bit 7.64.3 is set to one the GPY requests link partner to initially reset THP during fast retrain.

#### ANEG\_MGBT\_AN\_CTRL2

Reset Value

### MGBT ANEG Control 2 (Register 7.64)

0008<sub>H</sub>



Field	Bits	Type	Description
RES	14:4	RO	Reserved
THPBYP2G5	3	RW	<b>GPY Requests a THP bypass during fast retrain.</b> 0 <sub>B</sub> <b>NORST</b> GPY requests partner NOT to initially reset THP during fast retrain 1 <sub>B</sub> <b>RST</b> GPY requests partner to initially reset THP during fast retrain



## 6.4 Vendor Specific 1 Device for MMD=0x1E

This register file contains GPY specific register for MMD=30 (decimal)

**Table 24 Registers Overview**

Register Short Name	Register Long Name	Reset Value
<a href="#">VSPEC1_LED0</a>	Configuration for LED Pin 0 (Register 30.1)	0310 <sub>H</sub>
<a href="#">VSPEC1_LED1</a>	Configuration for LED Pin 1 (Register 30.2)	0320 <sub>H</sub>
<a href="#">VSPEC1_LED2</a>	Configuration for LED Pin 2 (Register 30.3)	0340 <sub>H</sub>
<a href="#">VSPEC1_LED3</a>	Configuration for LED Pin 3 (Register 30.4)	0380 <sub>H</sub>
<a href="#">VSPEC1_SGMII_CTRL</a>	Chip Level SGMII control register (Register 30.8)	34DA <sub>H</sub>
<a href="#">VSPEC1_SGMII_STAT</a>	Chip Level SGMII status register (Register 30.9)	8008 <sub>H</sub>
<a href="#">VSPEC1_NBT_DS_CTRL</a>	NBASE-T Downshift Control Register (Register 30.10)	0400 <sub>H</sub>
<a href="#">VSPEC1_NBT_DS_STA</a>	NBASE-T Downshift Status Register (Register 30.11)	0000 <sub>H</sub>
<a href="#">VSPEC1_PM_CTRL</a>	Packet Manager Control (Register 30.12)	0003 <sub>H</sub>
<a href="#">VSPEC1_TEMP_STA</a>	Temperature code (Register 30.14)	0000 <sub>H</sub>
<a href="#">VSPEC1_IMASK</a>	MACSec Interrupt Mask Register (Register 30.17)	0000 <sub>H</sub>
<a href="#">VSPEC1_ISTAT</a>	MACSec Interrupt Mask Register (Register 30.18)	0000 <sub>H</sub>
<a href="#">VSPEC1_LANE_ASP_MAP</a>	ASP Mapping to Physical Lanes(Register 30.20)	00E4 <sub>H</sub>

### 6.4.1 Vendor Specific 1 Device for MMD=0x1E

This chapter describes all registers of VSPEC1 in detail.

#### Configuration for LED Pin 0 (Register 30.1)

This register configures the behavior of the LED0 depending on pre-defined states or events the PHY has entered into or raised. Since more than one event/state can be active at the same time, more than one function might apply simultaneously. The priority from highest to lowest is given by the order PULSE, BLINKS, BLINKF, CON.


IEEE Standard Register=30.1

#### VSPEC1\_LED0

**Reset Value**

#### Configuration for LED Pin 0 (Register 30.1)

**0310<sub>H</sub>**



Field	Bits	Type	Description
BLINKS	15:12	RW	<p><b>Slow Blinking Configuration</b></p> <p>The Blink-S field selects in which PHY states the LED blinks with the pre-defined slow frequency. Each bit mask indicates a link speed. Combinations of the bit mask below can be used to provide a combination of link speed states to enable the behavior.</p> <p>0000<sub>B</sub><b>NONE</b> Not Active            0001<sub>B</sub><b>LINK10</b> Blink when Link is 10 Mbit/s            0010<sub>B</sub><b>LINK100</b> Blink when Link is 100 Mbit/s            0100<sub>B</sub><b>LINK1000</b> Blink when Link is 1000 Mbit/s            1000<sub>B</sub><b>LINK2500</b> Blink when Link is 2500 Mbit/s</p>
PULSE	11:8	RW	<p><b>Pulsing Configuration</b></p> <p>The pulse field is a mask field in which certain events can be combined, e.g. TXACT RXACT, to generate a pulse on the LED when such an event is detected.</p> <p>0000<sub>B</sub><b>NONE</b> No pulsing            0001<sub>B</sub><b>TXACT</b> Transmit activity            0010<sub>B</sub><b>RXACT</b> Receive activity            0100<sub>B</sub><b>COL</b> Collision            1000<sub>B</sub><b>NO_CON</b> Constant ON behavior is switched off</p>
CON	7:4	RW	<p><b>Constant On Configuration</b></p> <p>The Constant-ON field selects in which PHY states the LED is constantly on. Each bit mask indicates a link speed. Combinations of the bit mask below can be used to provide a combination of link speed states to enable the behavior.</p> <p>0000<sub>B</sub><b>NONE</b> Not Active            0001<sub>B</sub><b>LINK10</b> On when Link is 10 Mbit/s            0010<sub>B</sub><b>LINK100</b> On when Link is 100 Mbit/s            0100<sub>B</sub><b>LINK1000</b> On when Link is 1000 Mbit/s            1000<sub>B</sub><b>LINK2500</b> On when Link is 2500 Mbit/s</p>
BLINKF	3:0	RW	<p><b>Fast Blinking Configuration</b></p> <p>The Blink-F Field selects in which PHY states the LED blinks with the pre-defined fast frequency. Each bit mask indicates a link speed. Combinations of the bit mask below can be used to provide a combination of link speed states to enable the behavior.</p> <p>0000<sub>B</sub><b>NONE</b> No Active            0001<sub>B</sub><b>LINK10</b> Blink when Link is 10 Mbit/s            0010<sub>B</sub><b>LINK100</b> Blink when Link is 100 Mbit/s            0100<sub>B</sub><b>LINK1000</b> Blink when Link is 1000 Mbit/s            1000<sub>B</sub><b>LINK2500</b> Blink when Link is 2500 Mbit/s</p>

**Configuration for LED Pin 1 (Register 30.2)**

Configuration Register for LED Pin 1


IEEE Standard Register=30.2

**VSPEC1\_LED1**

**Reset Value**

**Configuration for LED Pin 1 (Register 30.2)**

**0320<sub>H</sub>**



Field	Bits	Type	Description
BLINKS	15:12	RW	<p><b>Slow Blinking Configuration</b></p> <p>The Blink-S field selects in which PHY states the LED blinks with the pre-defined slow frequency. Each bit mask indicates a link speed. Combinations of the bit mask below can be used to provide a combination of link speed states to enable the behavior.</p> <p>0000<sub>B</sub><b>NONE</b> Not Active            0001<sub>B</sub><b>LINK10</b> Blink when Link is 10 Mbit/s            0010<sub>B</sub><b>LINK100</b> Blink when Link is 100 Mbit/s            0100<sub>B</sub><b>LINK1000</b> Blink when Link is 1000 Mbit/s            1000<sub>B</sub><b>LINK2500</b> Blink when Link is 2500 Mbit/s</p>
PULSE	11:8	RW	<p><b>Pulsing Configuration</b></p> <p>The pulse field is a mask field by which certain events can be combined, e.g. TXACT RXACT, to generate a pulse on the LED when such an event is detected.</p> <p>0000<sub>B</sub><b>NONE</b> No pulsing            0001<sub>B</sub><b>TXACT</b> Transmit activity            0010<sub>B</sub><b>RXACT</b> Receive activity            0100<sub>B</sub><b>COL</b> Collision            1000<sub>B</sub><b>NO_CON</b> Constant ON behavior is switched off</p>
CON	7:4	RW	<p><b>Constant On Configuration</b></p> <p>The Constant-ON field selects in which PHY states the LED is constantly on. Each bit mask indicates a link speed. Combinations of the bit mask below can be used to provide a combination of link speed states to enable the behavior.</p> <p>0000<sub>B</sub><b>NONE</b> Not Active            0001<sub>B</sub><b>LINK10</b> On when Link is 10 Mbit/s            0010<sub>B</sub><b>LINK100</b> On when Link is 100 Mbit/s            0100<sub>B</sub><b>LINK1000</b> On when Link is 1000 Mbit/s            1000<sub>B</sub><b>LINK2500</b> On when Link is 2500 Mbit/s</p>

Field	Bits	Type	Description (cont'd)
BLINKF	3:0	RW	<b>Fast Blinking Configuration</b> The Blink-F Field selects in which PHY states the LED blinks with the pre-defined fast frequency. Each bit mask indicates a link speed. Combinations of the bit mask below can be used to provide a combination of link speed states to enable the behavior. 0000 <sub>B</sub> <b>NONE</b> Not Active 0001 <sub>B</sub> <b>LINK10</b> Blink when Link is 10 Mbit/s 0010 <sub>B</sub> <b>LINK100</b> Blink when Link is 100 Mbit/s 0100 <sub>B</sub> <b>LINK1000</b> Blink when Link is 1000 Mbit/s 1000 <sub>B</sub> <b>LINK2500</b> Blink when Link is 2500 Mbit/s

**Configuration for LED Pin 2 (Register 30.3)**

Configuration Register for LED Pin 2


IEEE Standard Register=30.3

**VSPEC1\_LED2**

Reset Value

**Configuration for LED Pin 2 (Register 30.3)**

**0340<sub>H</sub>**



Field	Bits	Type	Description
BLINKS	15:12	RW	<b>Slow Blinking Configuration</b> The Blink-S field selects in which PHY states the LED blinks with the pre-defined slow frequency. Each bit mask indicates a link speed. Combinations of the bit mask below can be used to provide combination of link speed states to enable the behavior. 0000 <sub>B</sub> <b>NONE</b> Not Active 0001 <sub>B</sub> <b>LINK10</b> Blink when Link is 10 Mbit/s 0010 <sub>B</sub> <b>LINK100</b> Blink when Link is 100 Mbit/s 0100 <sub>B</sub> <b>LINK1000</b> Blink when Link is 1000 Mbit/s 1000 <sub>B</sub> <b>LINK2500</b> Blink when Link is 2500 Mbit/s
PULSE	11:8	RW	<b>Pulsing Configuration</b> The pulse field is a mask field by which certain events can be combined, e.g. TXACT RXACT, to generate a pulse on the LED when such an event is detected. 0000 <sub>B</sub> <b>NONE</b> No pulsing 0001 <sub>B</sub> <b>TXACT</b> Transmit activity 0010 <sub>B</sub> <b>RXACT</b> Receive activity 0100 <sub>B</sub> <b>COL</b> Collision 1000 <sub>B</sub> <b>NO_CON</b> Constant ON behavior is switched off

Field	Bits	Type	Description (cont'd)
CON	7:4	RW	<p><b>Constant On Configuration</b></p> <p>The Constant-ON field selects in which PHY states the LED is constantly on. Each bit mask indicates a link speed. Combinations of the bit mask below can be used to provide combination of link speed states to enable the behavior.</p> <p>0000<sub>B</sub><b>NONE</b> Not Active            0001<sub>B</sub><b>LINK10</b> On when Link is 10 Mbit/s            0010<sub>B</sub><b>LINK100</b> On when Link is 100 Mbit/s            0100<sub>B</sub><b>LINK1000</b> On when Link is 1000 Mbit/s            1000<sub>B</sub><b>LINK2500</b> On when Link is 2500 Mbit/s</p>
BLINKF	3:0	RW	<p><b>Fast Blinking Configuration</b></p> <p>The Blink-F Field selects in which PHY states the LED blinks with the pre-defined fast frequency. Each bit mask indicates a link speed. Combinations of the bit mask below can be used to provide a combination of link speed states to enable the behavior.</p> <p>0000<sub>B</sub><b>NONE</b> Not Active            0001<sub>B</sub><b>LINK10</b> Blink when Link is 10 Mbit/s            0010<sub>B</sub><b>LINK100</b> Blink when Link is 100 Mbit/s            0100<sub>B</sub><b>LINK1000</b> Blink when Link is 1000 Mbit/s            1000<sub>B</sub><b>LINK2500</b> Blink when Link is 2500 Mbit/s</p>

**Configuration for LED Pin 3 (Register 30.4)**


Configuration Register for LED Pin 3  
IEEE Standard Register=30.4

**VSPEC1\_LED3**

**Reset Value**

**Configuration for LED Pin 3 (Register 30.4)**

**0380<sub>H</sub>**



Field	Bits	Type	Description
BLINKS	15:12	RW	<p><b>Slow Blinking Configuration</b></p> <p>The Blink-S field selects in which PHY states the LED blinks with the pre-defined slow frequency. Each bit mask indicates a link speed. Combinations of the bit mask below can be used to provide combination of link speed states to enable the behavior.</p> <p>0000<sub>B</sub><b>NONE</b> Not Active            0001<sub>B</sub><b>LINK10</b> Blink when Link is 10 Mbit/s            0010<sub>B</sub><b>LINK100</b> Blink when Link is 100 Mbit/s            0100<sub>B</sub><b>LINK1000</b> Blink when Link is 1000 Mbit/s            1000<sub>B</sub><b>LINK2500</b> Blink when Link is 2500 Mbit/s</p>

Field	Bits	Type	Description (cont'd)
PULSE	11:8	RW	<p><b>Pulsing Configuration</b></p> <p>The pulse field is a mask field by which certain events can be combined, e.g. TXACT RXACT, to generate a pulse on the LED when such an event is detected.</p> <p>0000<sub>B</sub><b>NONE</b> No pulsing            0001<sub>B</sub><b>TXACT</b> Transmit activity            0010<sub>B</sub><b>RXACT</b> Receive activity            0100<sub>B</sub><b>COL</b> Collision            1000<sub>B</sub><b>NO_CON</b> Constant ON behavior is switched off</p>
CON	7:4	RW	<p><b>Constant On Configuration</b></p> <p>The Constant-ON field selects in which PHY states the LED is constantly on. Each bit mask indicates a link speed. Combinations of the bit mask below can be used to provide combination of link speed states to enable the behavior.</p> <p>0000<sub>B</sub><b>NONE</b> Not Active            0001<sub>B</sub><b>LINK10</b> On when Link is 10 Mbit/s            0010<sub>B</sub><b>LINK100</b> On when Link is 100 Mbit/s            0100<sub>B</sub><b>LINK1000</b> On when Link is 1000 Mbit/s            1000<sub>B</sub><b>LINK2500</b> On when Link is 2500 Mbit/s</p>
BLINKF	3:0	RW	<p><b>Fast Blinking Configuration</b></p> <p>The Blink-F Field selects in which PHY states the LED blinks with the pre-defined fast frequency. Each bit mask indicates a link speed. Combinations of the bit mask below can be used to provide combination of link speed states to enable the behavior.</p> <p>0000<sub>B</sub><b>NONE</b> Not Active            0001<sub>B</sub><b>LINK10</b> Blink when Link is 10 Mbit/s            0010<sub>B</sub><b>LINK100</b> Blink when Link is 100 Mbit/s            0100<sub>B</sub><b>LINK1000</b> Blink when Link is 1000 Mbit/s            1000<sub>B</sub><b>LINK2500</b> Blink when Link is 2500 Mbit/s</p>

**Chip Level SGMII control register (Register 30.8)**

SGMII control register to set up SGMII modes.

IEEE Standard Register=30.8

**VSPEC1\_SGMII\_CTRL**

**Reset Value**

**Chip Level SGMII control register (Register 30.8)**

**34DA<sub>H</sub>**

15	14	13	12	11	10	9	8	7	6	5	4	2	1	0
<b>RST</b>	<b>LB</b>	<b>Res</b>	<b>ANEN</b>	<b>PD</b>	<b>RXINV</b>	<b>Res</b>	<b>EEE_CAP</b>	<b>Res</b>	<b>SGMII_F*</b>	<b>Res</b>	<b>Res</b>	<b>Res</b>	<b>ANMODE</b>	
rw	rw		rw	rw	rw		rw		rw				rw	

Field	Bits	Type	Description
RST	15	RW	<b>Reset SGMII</b> SGMII reset 0 <sub>B</sub> <b>NORM</b> Normal Operation SGMII 1 <sub>B</sub> <b>RST</b> Reset SGMII
LB	14	RW	<b>Loopback</b> SGMII loopback 0 <sub>B</sub> <b>OFF</b> SGMII Loopback is disabled 1 <sub>B</sub> <b>ON</b> SGMII Loopback Enabled
ANEN	12	RW	<b>ANEG Enable</b> If bit 12 is set to a logic one, ANMODE field determines the Auto-Negotiation protocol. If bit 12 is cleared to a logic zero, speed is set to maximum in full duplex mode. Once the TPI link is up, the SGMII speed is automatically forced to match the TPI speed. This bit has no effect when SGMII_FIXED2G5 is '1'. 0 <sub>B</sub> <b>OFF</b> SGMII ANEG DisabledSpeed is set to maximum in full duplex mode until TPI is linkup. 1 <sub>B</sub> <b>ON</b> SGMII ANEG EnabledThe negotiation style is configured by the field ANMODE
PD	11	RW	<b>Power Down</b> SGMII Power Down 0 <sub>B</sub> <b>OFF</b> Normal Operation SGMII 1 <sub>B</sub> <b>ON</b> SGMII Power Down. In this state, other bits on VSPEC1_SGMII_CTRL register has no effect.
RXINV	10	RW	<b>Inversion of RX0_M and RX0_P</b> The purpose of inverting RxM and RxP is to simplify PCB layout ( not crossing of lanes, allows 1 layer) 0 <sub>B</sub> <b>NORMAL</b> No Inversion Pin 28 is RX0_P, pin 27 is RX0_M 1 <sub>B</sub> <b>INVERT</b> Invert RX SGMII Pin 28 is RX0_M, pin 27 is RX0_P
EEE_CAP	7	RW	<b>EEE SGMII ANEG</b> EEE SGMII Capability is advertised in ANEG Used only when ANMODE = AN_CIS_PHY 0 <sub>B</sub> <b>OFF</b> EEE is not advertised 1 <sub>B</sub> <b>ON</b> EEE is advertised
SGMII_FIXED2G5	5	RW	<b>Force control the SGMII interface to remain in 2.5G speed or TPI link speed.</b> Irrespective of TPI link speed, SGMII operates at 2.5G speed if this bit is enabled. The GPY packet manager perform the rate adaptation and Flow Control is used to backpressure the MAC SoC if required. 0 <sub>B</sub> <b>NO_FORCE</b> SGMII speed is reconfigured by GPY based on TPI link speed. 1 <sub>B</sub> <b>FORCE</b> SGMII speed is forced to 2.5G speed.

Field	Bits	Type	Description (cont'd)
ANMODE	1:0	rw	<b>SGMII ANEG Mode</b> Defines the type of ANEG protocol when ANEG is enabled 00 <sub>B</sub> <b>RES</b> ReservedDo not use, will default to AN_CIS_PHY 01 <sub>B</sub> <b>AN_1000BX</b> IEEE 1000Bx SGMII ANEGClause 37 SGMII 1000Bx ANEG is used 10 <sub>B</sub> <b>AN_CIS_PHY</b> CISCO SGMII ANEG mode with GPY acting as a PHYANEG is done as defined by CISCO SGMII standard, as a PHY-side SGMII.This is the default configuration. 11 <sub>B</sub> <b>AN_CIS_MAC</b> CISCO SGMII ANEG mode with GPY acting as a MACANEG is done as defined by CISCO SGMII standard, as a MAC-side SGMII.

**Chip Level SGMII status register (Register 30.9)**

SGMII Status register.

All of the bits in the Status register are read only, a write has no effect.

IEEE Standard Register=30.9

**VSPEC1\_SGMII\_STAT**

**Reset Value**

**Chip Level SGMII status register (Register 30.9)**

**8008<sub>H</sub>**

	15	14					8	7	6	5	4	3	2	1	0
<b>MACSEC_*</b>							<b>RES</b>	<b>Res</b>	<b>ANOK</b>	<b>RF</b>	<b>ANAB</b>	<b>LS</b>		<b>DR</b>	
ro							ro		ro	rolh	ro	roll		ro	

Field	Bits	Type	Description
MACSEC_CAP	15	RO	<b>MACSEC Capability in the product</b> 0 <sub>B</sub> <b>DISABLED</b> Product is not MACSEC capable 1 <sub>B</sub> <b>ENABLED</b> Product is MACSEC capable
RES	7	RO	<b>Reserved</b> Ignore when read.
ANOK	5	RO	<b>Auto-Negotiation Completed</b> Indicates whether the auto-negotiation process is completed or not. 0 <sub>B</sub> <b>RUNNING</b> Auto-negotiation process is in progress or not started 1 <sub>B</sub> <b>COMPLETED</b> Auto-negotiation process is completed
RF	4	ROLH	<b>Remote Fault</b> Indicates the detection of a remote fault event. 0 <sub>B</sub> <b>INACTIVE</b> No remote fault condition detected 1 <sub>B</sub> <b>ACTIVE</b> Remote fault condition detected
ANAB	3	RO	<b>Auto-Negotiation Ability</b> Specifies the auto-negotiation ability. 0 <sub>B</sub> <b>DISABLED</b> PHY is not able to perform auto-negotiation 1 <sub>B</sub> <b>ENABLED</b> PHY is able to perform auto-negotiation



Field	Bits	Type	Description (cont'd)
LS	2	ROLL	<b>Link Status</b> Indicates the link status of the SGMII 0 <sub>B</sub> <b>INACTIVE</b> The link is down. No communication with link partner possible. 1 <sub>B</sub> <b>ACTIVE</b> The link is up. Data communication with link partner is possible.
DR	1:0	RO	<b>SGMII Data Rate</b> This field indicates the operating data rate of SGMII when link is up 00 <sub>B</sub> <b>DR_10</b> SGMII link rate is 10 Mbit/s 01 <sub>B</sub> <b>DR_100</b> SGMII link rate is 100 Mbit/s 10 <sub>B</sub> <b>DR_1G</b> SGMII link rate is 1000 Mbit/s 11 <sub>B</sub> <b>DR_2G5</b> SGMII link rate is 2500 Mbit/s

#### NBASE-T Downshift Control Register (Register 30.10)


IEEE Standard Register=30.10

#### VSPEC1\_NBT\_DS\_CTRL

Reset Value

#### NBASE-T Downshift Control Register (Register 30.10)

0400<sub>H</sub>




Field	Bits	Type	Description
NRG_RST_CN T	15:8	RW	<b>Timer to Reset the Downshift process</b> If energy is zero for a duration equal to NRG_RST_CNT seconds approximately, then resets the ANEG advertised capabilities to the maximum GPY capabilities. Default is 4 seconds
FORCE_RST	7	RW	<b>Force Reset of Downshift Process</b> Setting this bit to 1 immediately resets the ANEG advertised capabilities to the maximum GPY capabilities.
DOWNSHIFT_ THR	6:2	RW	<b>NBASE-T Downshift Training Counter Threshold</b> dsh_thr variable in NBASE-T specification Counter from 0 to 15 implemented on 4 bits controlling the number of training cycles allowed for linkup, otherwise downshift
DOWNSHIFT_ EN	1	RW	<b>NBASE-T Downshift Enable</b> dsh_en variable in NBASE-T specification 0 <sub>B</sub> <b>DISABLE</b> Disable NBT downshift 1 <sub>B</sub> <b>ENABLE</b> Enable NBT downshift

Field	Bits	Type	Description (cont'd)
NO_NRG_RST	0	RW	<b>Advertise all Speeds if No Energy Detected</b> If no energy is detected, resets to advertise all speeds energy variable in NBASE-T specification 0 <sub>B</sub> <b>DISABLE</b> Do not reset speeds adv when no energy detected 1 <sub>B</sub> <b>ENABLE</b> Reset speed adv when no energy detected

**NBASE-T Downshift Status Register (Register 30.11)**

IEEE Standard Register=30.11

**VSPEC1\_NBT\_DS\_STA** **Reset Value**  
**0000<sub>H</sub>**  
**NBASE-T Downshift Status Register (Register 30.11)**




Field	Bits	Type	Description
DOWNSHIFT_1G	8	RO	<b>Downshift from 1G to lower speed</b>
DOWNSHIFT_2G5	7	RO	<b>Downshift from 2.5 G to lower speed</b>
DOWNSHIFT_5G	6	RO	<b>Downshift 5G to lower speed</b> Not supported by GPY
DOWNSHIFT_10G	5	RO	<b>Downshift 10G to lower speed</b> Not supported by GPY
DOWNSHIFT_CNT	4:0	RO	<b>Training attempt counter</b> Counts training attempts to select the operating speed dsh_cnt state variable in NBASE-T specification

**Packet Manager Control (Register 30.12)**

IEEE Standard Register=30.12

Control the Packet Manager Configuration

**VSPEC1\_PM\_CTRL** **Reset Value**  
**0003<sub>H</sub>**  
**Packet Manager Control (Register 30.12)**



Field	Bits	Type	Description
SYNCE_CLK	6:5	RW	<p><b>Configure the Sync E clock frequency class.</b></p> <p>00<sub>B</sub> <b>PSTN</b> Sync E clock frequency is PSTN class: 8 kHz</p> <p>01<sub>B</sub> <b>EEC1</b> Sync E clock frequency is EEC-1 class: 2.048 MHz</p> <p>10<sub>B</sub> <b>EEC2</b> Sync E clock frequency is EEC-2 class: 1.544 MHz</p> <p>11<sub>B</sub> <b>RES</b> Reserved</p>
SYNCE_EN	4	RW	<p><b>Enable Sync E feature</b></p> <p>0<sub>B</sub> <b>DISABLE</b> Disable Sync E</p> <p>1<sub>B</sub> <b>ENABLE</b> Enable Sync E</p>
PTP_1588_ST EP	3	RW	<p><b>Configure 1588 time stamping mode</b></p> <p>0<sub>B</sub> <b>TWO_STEP</b> Two steps time stamping</p> <p>1<sub>B</sub> <b>ONE_STEP</b> One step time stamping</p>
PTP_1588_EN	2	rw	<p><b>Enable Sync 1588 PTP feature</b></p> <p>0<sub>B</sub> <b>DISABLE</b> Disable</p> <p>1<sub>B</sub> <b>ENABLE</b> Enable</p>
MACSEC_EN	1	RW	<p><b>Disable MACsec (Applicable to MACsec capable devices only)</b></p> <p>On MACsec capable products, the MACsec feature is enabled at power up. This option allows to disable MACsec feature programmatically. On non-MACsec capable products, this option has no effect and is always DISABLE. The MACsec capability is indicated a power up in VSPEC1_SGMII_STAT.MACSEC_CAP.</p> <p>0<sub>B</sub> <b>DISABLE</b> Disable</p> <p>1<sub>B</sub> <b>ENABLE</b> Enable no effect on GPY</p>
PM_EN	0	RW	<p><b>Enable Packet Manager</b></p> <p>Enable LPI generation within the GPY</p> <p>Packet Manager on GPY supports the Smart AZ and PTP features.</p> <p>0<sub>B</sub> <b>DISABLE</b> Disable PM is bypassed</p> <p>1<sub>B</sub> <b>ENABLE</b> Enable</p>

**Temperature code (Register 30.14)**

Junction Temperature Code that can be converted to T Celsius by the GPY API.


IEEE Standard Register=30.14

**VSPEC1\_TEMP\_STA**

**Reset Value**

**Temperature code (Register 30.14)**

**0000<sub>H</sub>**



Field	Bits	Type	Description
TEMP_DATA	9:0	RO	<p><b>Code for Junction Temperature</b></p> <p>This code can be converted to Temperature in Celsius Degrees by the GPY API driver. The STA is expected to take thermal mitigation measures when the junction temperature exceeds Normal Operating Range. The code is invalid when the value is 0x0000.</p> <p>Conversion formula: T in Celsius = ( -2.5761E-11)*N^4 + (9.7332E-8)*N^3+ (-1.9165E-04)*N^2+(3.0762E-1)*N +(-5.2156E+1) , with N = decimal value of the code TEMP_DATA</p> <p>For Tj = -40 deg C, TEMP_DATA = 40.5 (decimal)</p> <p>For Tj= +125 degC, TEMP_DATA = 912 (decimal)</p>

**MACSec Interrupt Mask Register (Register 30.17)**

This register defines the mask for the Interrupt Status Register (ISTAT) which contains the event source for the MDINT interrupt sent from GPY to an external chip.

The information about the interrupt source is indicated in the VSPEC1\_ISTAT register.


IEEE Standard Register=30.17

**VSPEC1\_IMASK**

**Reset Value**

**MACSec Interrupt Mask Register (Register 30.17)**

**0000<sub>H</sub>**



Field	Bits	Type	Description
MACSEC	4	RW	<p><b>MACSEC Egress/Ingress Interrupt</b></p> <p>When active, MDINT is activated upon interrupt from MACSEC Egress/Ingress.</p> <p>0<sub>B</sub> <b>INACTIVE</b> Interrupt is masked out</p> <p>1<sub>B</sub> <b>ACTIVE</b> Interrupt is activated</p>

Field	Bits	Type	Description (cont'd)
TS_FIFO	3	RW	<b>Time Stamp FIFO Interrupt</b> When active, MDINT is activated upon interrupt from either TX or RX Time Stamp FIFO. 0 <sub>B</sub> <b>INACTIVE</b> Interrupt is masked out 1 <sub>B</sub> <b>ACTIVE</b> Interrupt is activated
MCI	2	RW	<b>MCI Interrupt Request</b> When active, MDINT is activated upon interrupt request from MCI. 0 <sub>B</sub> <b>INACTIVE</b> Interrupt is masked out 1 <sub>B</sub> <b>ACTIVE</b> Interrupt is activated
PM_LPI	1	RW	<b>PM LPI Interrupt Request</b> When active, MDINT is activated upon LPI Interrupt Request from PM. 0 <sub>B</sub> <b>INACTIVE</b> Interrupt is masked out 1 <sub>B</sub> <b>ACTIVE</b> Interrupt is activated
GMACL_TS	0	RW	<b>Status of Interrupt Request GMACL TS</b> When active, MDINT is activated upon GMACL Timestamp Valid Interrupt 0 <sub>B</sub> <b>INACTIVE</b> Interrupt is masked out 1 <sub>B</sub> <b>ACTIVE</b> Interrupt is activated

**MACSec Interrupt Mask Register (Register 30.18)**

This register defines the event source for the MDINT interrupt sent from GPY to an external chip based on the mask settings in VSPEC1\_IMASK register.

VSPEC1\_ISTAT is a cleared on read by the STA.


IEEE Standard Register=30.18

**VSPEC1\_ISTAT**

**Reset Value**

**MACSec Interrupt Mask Register (Register 30.18)**

**0000<sub>H</sub>**



Field	Bits	Type	Description
MACSEC	4	ROSC	<b>MACSEC Egress/Ingress Interrupt</b> When bit is set, MDINT is activated upon interrupt from MACSEC Egress/Ingress. 0 <sub>B</sub> <b>INACTIVE</b> This event is not the interrupt source 1 <sub>B</sub> <b>ACTIVE</b> MACSEC Egress/Ingress Interrupt is the source of Interrupt
TS_FIFO	3	ROSC	<b>Time Stamp FIFO Interrupt</b> When bit is set, MDINT is activated upon interrupt from either TX or RX Time Stamp FIFO. 0 <sub>B</sub> <b>INACTIVE</b> This event is not the interrupt source 1 <sub>B</sub> <b>ACTIVE</b> Time Stamp FIFO Interrupt is the source of Interrupt

Field	Bits	Type	Description (cont'd)
MCI	2	ROSC	<b>MCI Interrupt Request</b> When bit is set, MDINT is activated upon interrupt request from MCI. 0 <sub>B</sub> <b>INACTIVE</b> This event is not the interrupt source 1 <sub>B</sub> <b>ACTIVE</b> MCI Interrupt Request is the source of Interrupt
PM_LPI	1	ROSC	<b>PM LPI Interrupt Request</b> When bit is set, MDINT is activated upon LPI Interrupt Request from PM. 0 <sub>B</sub> <b>INACTIVE</b> This event is not the interrupt source 1 <sub>B</sub> <b>ACTIVE</b> LPI Interrupt Request from PM is the source of Interrupt
GMACL_TS	0	ROSC	<b>Status of Interrupt Request GMACL TS</b> When bit is set, MDINT is activated upon interrupt from GMACL Timestamp Valid Interrupt. 0 <sub>B</sub> <b>INACTIVE</b> This event is not the interrupt source 1 <sub>B</sub> <b>ACTIVE</b> GMACL Time Stamp is the source of Interrupt

**ASP Mapping to Physical Lanes(Register 30.20)**

Programmable option to map physical lanes A,B,C,D of the TPI to the ASPs.

*Note: Each ASP must be mapped to each lane.*


IEEE Standard Register=30.20

**VSPEC1\_LANE\_ASP\_MAP**

**Reset Value**

**ASP Mapping to Physical Lanes(Register 30.20)**

**00E4<sub>H</sub>**



Field	Bits	Type	Description
LANE_D	7:6	RW	<b>Map Physical Lane-D to the ASP</b> 00 <sub>B</sub> <b>ASPA</b> Map Physical Lane-D to the ASP-A 01 <sub>B</sub> <b>ASPB</b> Map Physical Lane-D to the ASP-B 10 <sub>B</sub> <b>ASPC</b> Map Physical Lane-D to the ASP-C 11 <sub>B</sub> <b>ASPD</b> Map Physical Lane-D to the ASP-D
LANE_C	5:4	RW	<b>Map Physical Lane-C to the ASP</b> 00 <sub>B</sub> <b>ASPA</b> Map Physical Lane-C to the ASP-A 01 <sub>B</sub> <b>ASPB</b> Map Physical Lane-C to the ASP-B 10 <sub>B</sub> <b>ASPC</b> Map Physical Lane-C to the ASP-C 11 <sub>B</sub> <b>ASPD</b> Map Physical Lane-C to the ASP-D
LANE_B	3:2	RW	<b>Map Physical Lane-B to the ASP</b> 00 <sub>B</sub> <b>ASPA</b> Map Physical Lane-B to the ASP-A 01 <sub>B</sub> <b>ASPB</b> Map Physical Lane-B to the ASP-B 10 <sub>B</sub> <b>ASPC</b> Map Physical Lane-B to the ASP-C 11 <sub>B</sub> <b>ASPD</b> Map Physical Lane-B to the ASP-D

<b>Field</b>	<b>Bits</b>	<b>Type</b>	<b>Description (cont'd)</b>
LANE_A	1:0	RW	<b>Map Physical Lane-A to the ASP</b> 00 <sub>B</sub> <b>ASPA</b> Map Physical Lane-A to the ASP-A 01 <sub>B</sub> <b>ASPB</b> Map Physical Lane-A to the ASP-B 10 <sub>B</sub> <b>ASPC</b> Map Physical Lane-A to the ASP-C 11 <sub>B</sub> <b>ASPD</b> Map Physical Lane-A to the ASP-D

## 6.5 Vendor Specific 2 Device for MMD=0x1F

This register file contains GPY specific register for MMD=31 (decimal)

**Table 25 Registers Overview**

Register Short Name	Register Long Name	Reset Value
<a href="#">VPSPEC2_WOL_CTL</a>	Wake-on-LAN Control Register (Register 31.3590)	0000 <sub>H</sub>
<a href="#">VPSPEC2_WOL_AD01</a>	Wake-On-LAN Address Byte 0 and 1 (Register 31.3592)	0000 <sub>H</sub>
<a href="#">VPSPEC2_WOL_AD23</a>	Wake-on-LAN Address Byte 2 and 3 (Register 31.3593)	0000 <sub>H</sub>
<a href="#">VPSPEC2_WOL_AD45</a>	Wake-On-LAN Address Byte 4 and 5 (Register 31.3594)	0000 <sub>H</sub>
<a href="#">VPSPEC2_WOL_PW01</a>	Wake-On-LAN SecureON Password Byte 0 (Register 31.3595)	0000 <sub>H</sub>
<a href="#">VPSPEC2_WOL_PW23</a>	Wake-on-LAN SecureON Password Byte 2 and 3 (Register 31.3596)	0000 <sub>H</sub>
<a href="#">VPSPEC2_WOL_PW45</a>	Wake-on-LAN SecureON Password Byte 4 and 5 (Register 31.3597)	0000 <sub>H</sub>

### 6.5.1 Vendor Specific 2 Device for MMD=0x1F

This chapter describes all registers of VSPEC2 in detail.

#### Wake-on-LAN Control Register (Register 31.3590)

Wake-on-LAN Control Register. Redirected to PCS\_PDI\_WOL\_CTL

IEEE Standard Register=31.3590

Register Short Name	Register Long Name	Reset Value
<a href="#">VPSPEC2_WOL_CTL</a>	Wake-on-LAN Control Register (Register 31.3590)	0000 <sub>H</sub>

15	3	2	1	0
Res			SPWD _EN	RES
			rw	ro

Field	Bits	Type	Description
SPWD_EN	2	RW	<b>Secure-ON Password Enable</b> If enabled, checks for the Secure-ON password after the 16 MAC address repetitions. 0 <sub>B</sub> <b>DISABLED</b> Secure-On password check is disabled 1 <sub>B</sub> <b>ENABLED</b> Secure-On password check is enabled
RES	1	RO	<b>Reserved</b> Must always be written to zero!
EN	0	RW	<b>Enables the Wake-on-LAN functionality</b> If Wake-on-LAN is enabled, the PHY scans for the configured magic packet and indicates its reception via the register bit ISTAT.WOL, and optionally also via interrupt. 0 <sub>B</sub> <b>DISABLED</b> Wake-on-LAN functionality is disabled 1 <sub>B</sub> <b>ENABLED</b> Wake-on-LAN functionality is enabled



**Wake-On-LAN Address Byte 0 and 1 (Register 31.3592)**


Wake-on-LAN Address Byte 0 and 1. Redirected to PCS\_PDI\_WOL\_AD01  
IEEE Standard Register=31.3592

**VPSPEC2\_WOL\_AD01**

**Reset Value**

**Wake-On-LAN Address Byte 0 and 1 (Register 31.3592)**

**0000<sub>H</sub>**



Field	Bits	Type	Description
AD1	15:8	RW	<b>Address Byte 1</b> Defines byte 1 of the WoL-designated MAC address to which the PHY is sensitive.
AD0	7:0	RW	<b>Address Byte 0</b> Defines byte 0 of the WoL-designated MAC address to which the PHY is sensitive.

**Wake-on-LAN Address Byte 2 and 3 (Register 31.3593)**


Wake-On-LAN Address Byte 2 and 3. Redirected to PCS\_PDI\_WOL\_AD23  
IEEE Standard Register=31.3593

**VPSPEC2\_WOL\_AD23**

**Reset Value**

**Wake-on-LAN Address Byte 2 and 3 (Register 31.3593)**

**0000<sub>H</sub>**



Field	Bits	Type	Description
AD3	15:8	RW	<b>Address Byte 3</b> Defines byte 3 of the WoL-designated MAC address to which the PHY is sensitive.
AD2	7:0	RW	<b>Address Byte 2</b> Defines byte 2 of the WoL-designated MAC address to which the PHY is sensitive.

**Wake-On-LAN Address Byte 4 and 5 (Register 31.3594)**


Wake-On-LAN Address Byte 4 and 5. Redirected to PCS\_PDI\_WOL\_AD45  
IEEE Standard Register=31.3594

**VPSPEC2\_WOL\_AD45**

**Reset Value**

**Wake-On-LAN Address Byte 4 and 5 (Register 31.3594)**

**0000<sub>H</sub>**



Field	Bits	Type	Description
AD5	15:8	RW	<b>Address Byte 5</b> Defines byte 5 of the WoL-designated MAC address to which the PHY is sensitive.
AD4	7:0	RW	<b>Address Byte 4</b> Defines byte 4 of the WoL-designated MAC address to which the PHY is sensitive.

**Wake-On-LAN SecureON Password Byte 0 (Register 31.3595)**

Wake-on-LAN SecureON Password Byte 0. Redirected to PCS\_PDI\_WOL\_PWD01


IEEE Standard Register=31.3595

**VPSPEC2\_WOL\_PW01**

**Reset Value**

**Wake-On-LAN SecureON Password Byte 0 (Register 31.3595)**

**0000<sub>H</sub>**



Field	Bits	Type	Description
PW1	15:8	RW	<b>SecureON Password Byte 1</b> Defines byte 1 of the WoL-designated SecureON password to which the PHY is sensitive.
PW0	7:0	RW	<b>SecureON Password Byte 0</b> Defines byte 0 of the WoL-designated SecureON password to which the PHY is sensitive.

**Wake-on-LAN SecureON Password Byte 2 and 3 (Register 31.3596)**

Wake-On-LAN SecureON Password Byte 2 and 3. Redirected to PCS\_PDI\_WOL\_PWD23


IEEE Standard Register=31.3596

**VPSPEC2\_WOL\_PW23**

**Reset Value**

**Wake-on-LAN SecureON Password Byte 2 and 3 (Register 31.3596)**

**0000<sub>H</sub>**



Field	Bits	Type	Description
PW3	15:8	RW	<b>SecureON Password Byte 3</b> Defines byte 3 of the WoL-designated SecureON password to which the PHY is sensitive.
PW2	7:0	RW	<b>SecureON Password Byte 2</b> Defines byte 2 of the WoL-designated SecureON password to which the PHY is sensitive.

**Wake-on-LAN SecureON Password Byte 4 and 5 (Register 31.3597)**


Wake-on-LAN SecureON Password Byte 4 and 5. Redirected to PCS\_PDI\_WOL\_PWD45  
 IEEE Standard Register=31.3597

**VPSPEC2\_WOL\_PW45**

**Reset Value**

**Wake-on-LAN SecureON Password Byte 4 and 5 (Register 31.3597)**

**0000<sub>H</sub>**



Field	Bits	Type	Description
PW5	15:8	RW	<b>SecureON Password Byte 5</b> Defines byte 5 of the WoL-designated SecureON password to which the PHY is sensitive.
PW4	7:0	RW	<b>SecureON Password Byte 4</b> Defines byte 4 of the WoL-designated SecureON password to which the PHY is sensitive.

## 7 Electrical Characteristics

This chapter defines the electrical characteristics of the Gigabit Ethernet PHY.

*Note: This chapter is a preliminary draft and subject to change until PRQ.*

### 7.1 Absolute Maximum Ratings

**Table 26** shows the absolute maximum ratings for the Gigabit Ethernet PHY.

**Table 26 Absolute Maximum Ratings**

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Storage Temperature Limits	$T_{STG}$	-55.0	–	125.0	°C	–
Soldering Temperature	$T_{SOL}$	–	–	260.0	°C	Compliance with Pb free re-flow soldering profile as J-STD-020D
Moisture Level 3 Temperature Limits	$T_{ML3}$	–	–	260.0	°C	According to IPS J-STD 020
Absolute Junction Temperature	$T_{JABS}$	0	–	125	°C	Thermal solution must ensure that $T_J$ never exceeds $T_{JABS}$ . The chip resets the device when $T_J > T_{JABS}$ to prevent any damage to occur.
DC Voltage Limits on VDDP3V3 Pins	$V_{DDP3V3}$	-0.5	–	+3.63	V	$V_{HIGH}$ supply
DC Voltage Limits on VDDP Pins when pin 19 pin strap PS_MDIO_VOLTAGE is HIGH	$V_{DDP}$	-0.5	–	+3.63	V	$V_{HIGH}$ supply
DC Voltage Limits on VDDP Pins when pin 19 pin strap PS_MDIO_VOLTAGE is LOW	$V_{DDP}$	-0.5	–	+1.98	V	1.8 V supply dedicated to MDIO pads in lower mode
DC Voltage Limits on VPH Pins	$V_{PH}$	-0.5	–	+3.63	V	$V_{HIGH}$ supply
DC Voltage Limits on VP Pins	$V_P$	-0.5	–	+1.05	V	$V_{LOW}$ supply
DC Voltage Limits on VDDA3V3 Pins	$V_{DDA3V3}$	-0.5	–	+3.63	V	$V_{HIGH}$ supply
DC Voltage Limits on VDDA3V3XO, VDDA3V3CDB, VDDA3V3AON Pins	$V_{DDA3V3XO}$ $V_{DDA3V3CDB}$ $V_{DDA3V3AON}$	-0.5	–	+3.63	V	$V_{HIGH}$ supply
DC Voltage Limits on VDDA0V9 Pins	$V_{DDA0V9}$	-0.5	–	+1.05	V	$V_{LOW}$ supply
DC Voltage Limits on VDD Pins	$V_{DD}$	-0.5	–	+1.05	V	$V_{LOW}$ supply

## Electrical Characteristics

**Table 26 Absolute Maximum Ratings (cont'd)**

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
DC Voltage Limits on VDD3V3DCDC Pins	$V_{DD3V3DCDC}$	-0.5	–	+3.63	V	$V_{HIGH}$ supply
DC Voltage Limits on any other pins <sup>1)</sup> with respect to the ground	$V_{DC}$	-0.5	–	$V_{DDP3V3} + 0.5$	V	Unless specified otherwise
ESD HBM Robustness	$V_{ESD,HBM}$	–	–	1000.0	V	According to ANSI/ESDA/JEDEC JS-001-2014
ESD CDM Robustness	$V_{ESD,CDM}$	–	–	250.0	V	According to ANSI/ESDA/JEDEC JS-002-2014

1) This means any pin which is not a supply pin out of one of the domains:  $V_{DDP}$ ,  $V_{PH}$ ,  $V_P$ ,  $V_{DDA3V3}$ ,  $V_{DDA3V3XO}$ ,  $V_{DDA3V3CDB}$ ,  $V_{DDA3V3AON}$ ,  $V_{DDA0V9}$ ,  $V_{DD}$ ,  $V_{DD3V3DCDC}$ .

**Attention: Stresses above the max. values listed here may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Maximum ratings are absolute ratings; exceeding only one of these values may cause irreversible damage to the integrated circuit.**

## 7.2 Operating Range

**Table 27** defines the maximum values of voltages and temperature that must be applied to guarantee proper operation of the Gigabit Ethernet PHY. The values are relative to a ground voltage  $V_{SS}$  of 0.0 V.

**Table 27 Operating Range**

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Ambient Temperature	$T_A$	0	–	70	°C	The device can operate in an ambient temperature of up to 85°C, when it is ensured that the maximum junction temperature ( $T_j$ ) of 110°C is not exceeded.
Junction Temperature	$T_j$	–	–	110	°C	Thermal solution must ensure that $T_j$ remains within operating range and never exceed maximum absolute ratings.
Pad Supply Voltage for MDIO signals when pin 19 pin strap PS_MDIO_VOLTAGE is LOW	$V_{DDP}$	1.71	1.8	1.89	V	1.8 V supply dedicated to MDIO pads in lower mode
Pad Supply Voltage for MDIO signals when pin 19 pin strap PS_MDIO_VOLTAGE is HIGH	$V_{DDP}$	3.135	3.30	3.46	V	$V_{HIGH}$ supply
Pad Supply Voltage for non-MDIO signals	$V_{DDP3V3}$	3.13	3.30	3.46	V	$V_{HIGH}$ supply
Analog High Supply Voltage	$V_{DDA3V3}$	3.13	3.30	3.46	V	$V_{HIGH}$ supply
XO High Supply Voltage	$V_{DDA3V3XO}$	3.13	3.30	3.46	V	$V_{HIGH}$ supply
CDB High Supply Voltage	$V_{DDA3V3CDB}$	3.13	3.30	3.46	V	$V_{HIGH}$ supply
AON High Supply Voltage	$V_{DDA3V3AON}$	3.13	3.30	3.46	V	$V_{HIGH}$ supply
SGMII High Supply Voltage	$V_{PH}$	3.13	3.30	3.46	V	$V_{HIGH}$ supply
Analog Low Supply Voltage	$V_{DDA0V9}$	0.97	1.00	1.03	V	$V_{LOW}$ supply
SGMII Low Supply Voltage	$V_P$	0.97	1.00	1.03	V	$V_{LOW}$ supply
Core Digital Supply Voltage	$V_{DD}$	0.97	1.00	1.03	V	$V_{LOW}$ supply
DCDC Supply Voltage	$V_{DD3V3DCDC}$	3.13	3.30	3.46	V	$V_{HIGH}$ supply
Digital Input Voltage	$V_{ID}$	-0.30	–	$V_{DDP3V3}+0.3$	V	–
XTAL1 Input Voltage	$V_{XTLA1}$	-0.30	1.8	2	V	–

**Attention: Operations above the max. values listed here for extended periods can adversely affect long-term reliability of the device.**

### 7.3 Chip Power Consumption

Power consumption at 25°C ambient temperature is indicated in [Table 28](#) and [Table 29](#) for the different modes 2500/1000/100/10BASE-T in Link-up and EEE modes. The Link-up conditions are full-speed, bidirectional, full-duplex.

Power numbers are indicated for the 2 supply configuration:

- using an external supply of the  $V_{LOW}$  domains at 1.0 V (circuitry specified in [Figure 29](#))
- using the internal DCDC SVR (circuitry specified in [Figure 28](#))

**Table 28 Typical Power Consumption (GPY212C0VC)**

Conditions: 25°C, CAT 5E Cable $V_{LOW}$ at 1.0 V	3.3 V $V_{HIGH}$ Domain Current, with external Supply of $V_{LOW}$	1.0 V $V_{LOW}$ Domain Current, with external Supply of $V_{LOW}$	Chip Power with external Supply of $V_{LOW}$	Chip Power with Supply of $V_{LOW}$ generated by internal DC/DC SVR
Unit	mA	mA	W	W
2500BASE-T Link-Up, 100 m cable	104	705	1.05	1.3
2500BASE-T Link-Up, 30 m cable	100	670	1.0	1.1
2500BASE-T EEE	85	370	0.65	0.72
1000BASE-T Link-Up, 100 m cable	74	275	0.52	0.58
1000BASE-T EEE	30	140	0.24	0.24
100BASE-TX Link-Up, 100 m cable	42	121	0.26	0.24
100BASE-TX EEE	30	112	0.21	0.17
10BASE-Te Link-Up, 100 m cable	33	101	0.21	0.18
Cable Unplugged - ANEG	33	103	0.22	0.23
Cable Unplugged - ULP	NA <sup>1)</sup>	NA <sup>1)</sup>	NA <sup>1)</sup>	0.005
Reset	8.6	19	0.045	0.015

1) The ULP state is reachable only when an internal DCDC SVR supply mode is used. In such cases, 1.6 mA is consumed by the 3.3 V  $V_{high}$  domain. When the External DCDC SVR supply mode is used, the lowest power state is ANEG.

**Table 29 Typical Power Consumption (GPY212B1VC)**

Conditions: 25°C, CAT 5E Cable $V_{LOW}$ at 1.0 V	3.3 V $V_{HIGH}$ Domain Current, with external Supply of $V_{LOW}$	1.0 V $V_{LOW}$ Domain Current, with external Supply of $V_{LOW}$	Chip Power with external Supply of $V_{LOW}$	Chip Power with Supply of $V_{LOW}$ generated by internal DC/DC SVR
Unit	mA	mA	W	W
2500BASE-T Link-Up, 100 m cable	165	850	1.34	1.57
2500BASE-T Link-Up, 30 m cable	152	741	1.19	1.41
2500BASE-T EEE	140	560	0.99	1.1
1000BASE-T Link-Up, 100 m cable	98	322	0.63	0.62
1000BASE-T EEE	43	187	0.32	0.31

## Electrical Characteristics

**Table 29 Typical Power Consumption (GPY212B1VC)**

Conditions: 25°C, CAT 5E Cable V <sub>LOW</sub> at 1.0 V	3.3 V V <sub>HIGH</sub> Domain Current, with external Supply of V <sub>LOW</sub>	1.0 V V <sub>LOW</sub> Domain Current, with external Supply of V <sub>LOW</sub>	Chip Power with external Supply of V <sub>LOW</sub>	Chip Power with Supply of V <sub>LOW</sub> generated by internal DC/DC SVR
100BASE-TX Link-Up, 100 m cable	57	132	0.31	0.28
100BASE-TX EEE	38	122	0.24	0.21
10BASE-Te Link-Up, 100 m cable	45	114	0.25	0.23
Cable Unplugged - ANEG	39	134	0.26	0.23
Cable Unplugged - ULP	NA <sup>1)</sup>	NA <sup>1)</sup>	NA <sup>1)</sup>	0.005
Reset	8.6	19	0.045	0.015

1) The ULP state is reachable only when an internal DCDC SVR supply mode is used. In such cases, 1.6 mA is consumed by the 3.3 V V<sub>high</sub> domain. When the External DCDC SVR supply mode is used, the lowest power state is ANEG.

**Table 30 Maximum Power Consumption (GPY212C0VC)**

Conditions: T <sub>j</sub> 110°C	External Supply of V <sub>LOW</sub>	V <sub>LOW</sub> Generated by Internal DC/DC SVR
Unit	W	W
Maximum Chip Power at maximum operating range	1.40	1.80

**Table 31 Maximum Power Consumption (GPY212B1VC)**

Conditions: T <sub>j</sub> 110°C	External Supply of V <sub>LOW</sub>	V <sub>LOW</sub> Generated by Internal DC/DC SVR
Unit	W	W
Maximum Chip Power at maximum operating range	1.50	1.92

*Note: Analysis indicates that real application are unlikely to cause T<sub>j</sub> to exceed 110°C, given a properly designed thermal solution: Heat Sink and change of speed controlled by the STA when the temperature T<sub>j</sub> (reported in MDIO register VSPEC1\_TMP\_STA) exceeds the operating range.*



## 7.4 DC Characteristics

The following sections describe the DC characteristics of the Gigabit Ethernet PHY external interfaces.

### 7.4.1 Digital Interfaces

This chapter defines the DC characteristics of the GPIO interfaces as follows:

- MDIO
- Interrupts
- Clock Outputs
- General Purpose IO
- LED
- JTAG
- SPI

The DC characteristics for  $V_{DDP}=3.3$  V are summarized in [Table 32](#).

**Table 32 DC Characteristics of the GPIO Interfaces (VDDP = 3.3 V)**

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Input High Voltage	$V_{IH}$	2	–	$V_{DDP}+0.3$	V	–
Input Low Voltage	$V_{IL}$	–0.3	–	0.8	V	–
Output High Voltage	$V_{OH}$	$V_{DDP}-0.4$	–	–	V	$I_{OH}= 2, 4, 8, 12$ mA
Output Low Voltage	$V_{OL}$	–	–	0.4	V	$I_{OL}= 2, 4, 8, 12$ mA

The DC characteristics for  $V_{DDP}=1.8$  V are summarized in [Table 33](#).

**Table 33 DC Characteristics of the GPIO Interfaces (VDDP = 1.8 V)**

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Input High Voltage	$V_{IH}$	$0.65 \cdot V_{DDP}$	–	$V_{DDP}+0.3$	V	–
Input Low Voltage	$V_{IL}$	–0.3	–	$0.35 \cdot V_{DDP}$	V	–
Output High Voltage	$V_{OH}$	$V_{DDP}-0.4$	–	–	V	$I_{OH}= 2, 4, 8, 12$ mA
Output Low Voltage	$V_{OL}$	–	–	0.4	V	$I_{OL}= 2, 4, 8, 12$ mA

### 7.4.2 Twisted Pair Interface

The TPI conforms to the specifications of 10BASE-T (Clause 14), 100BASE-TX (Clause 25), 1000BASE-T (Clause 40) and 2.5GBASE-T (Clause 126) given in IEEE 802.3-2005, IEEE 802.3bz, as well as ANSI X3.263-1995.

### 7.4.3 Built-in Temperature Sensor

The following table gives the parameters of the integrated temperature sensor, measuring junction temperature  $T_j$ .

**Table 34 Temperature Sensor Characteristics**

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Temperature Range	$T_{range}$	-40		125	°C	Thermal Mitigation measures must ensure that $T_j$ remains within operating range. If $T_j$ exceeds Maximum Ratings, the GPY performs a self-reset to prevent damage, and the next ANEG is re-started advertising a lower speed.
Resolution		–	10	–	bits	–
Accuracy		-5	–	+5	°C	–

## 7.5 AC Characteristics

The following sections describe the AC characteristics of the external interfaces.

### 7.5.1 Power Up and Power Down Sequence with External Supply of $V_{LOW}$ Domain

In this configuration, both  $V_{HIGH}$ ,  $V_{DDP}^{1)}$  and  $V_{LOW}$  are supplied externally.

The High Voltage domain  $V_{HIGH}$  must always be at a higher voltage level, than the Low Voltage Domain  $V_{LOW}$ . When PS\_MDIO\_VOLTAGE is LOW then  $V_{DDP}$  will be at 1.8 V. In such scenario  $V_{HIGH}$  must always be at a higher voltage than  $V_{DDP}$  and  $V_{DDP}$  must always be at a higher voltage than the Low Voltage Domain  $V_{LOW}$ .

$V_{HIGH}$ ,  $V_{DDP}^{1)}$  and  $V_{LOW}$  ramp-up times ( $t_{vh\_rampup}$ ,  $t_{vddp\_rampup}^{1)}$  and  $t_{vl\_rampup}$ ) must be above the minimum requirement.

All the supply domains  $V_{HIGH}$ ,  $V_{DDP}^{1)}$  and  $V_{LOW}$  must be stabilized before releasing the reset HRSTN.

During the power-down Sequence,  $V_{HIGH}$  ramp down time must not be shorter than the minimum requirement.

The device reset HRSTN must be held for a  $t_{reset}$  time after the stabilization of the power supplies and pin strap values. When reset is released, the integrated PLL locks and the device boots up.

The GPY212 supports an asynchronous hardware reset HRSTN. The timing requirements of the power supply pins are listed in [Table 35](#). The timings refer to the signal sequence waveforms depicted in [Figure 17](#) when PS\_MDIO\_VOLTAGE is HIGH and [Figure 18](#) PS\_MDIO\_VOLTAGE is LOW.




Figure 17 Timing Diagram for the Reset Sequence (External supply of  $V_{LOW}$  domain)

1) When PS\_MDIO\_VOLTAGE is LOW then  $V_{DDP}$  will be at 1.8 V and requirements that differentiate  $V_{DDP}$  from  $V_{HIGH}$  is applicable. When PS\_MDIO\_VOLTAGE is HIGH then  $V_{DDP}$  will be treated as  $V_{HIGH}$ .




Figure 18 Timing Diagram for the Reset Sequence (External supply of  $V_{LOW}$  domain) when  $V_{DDP}=1.8\text{ V}$

Table 35 Power Supply Timings (External supply of  $V_{LOW}$  domain)

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
$V_{HIGH}$ domain ramp up	$t_{vh\_rampup}$	50	–	–	$\mu\text{s}$	To avoid current surge.
$V_{DDP}^{1)}$ domain ramp up	$t_{vddp\_rampup}$	50	–	–	$\mu\text{s}$	To avoid current surge.
$V_{LOW}$ domain ramp up	$t_{vl\_rampup}$	50	–	–	$\mu\text{s}$	To avoid current surge.
Delay between $V_{HIGH}$ and $V_{LOW}$ domains voltage ramp up	$t_{vh\_vl}$	100	–	–	$\mu\text{s}$	The $V_{LOW}$ voltage must never be higher than $V_{HIGH}$ voltage
Delay between $V_{HIGH}$ and $V_{DDP}^{1)}$ domains voltage ramp up	$t_{vh\_vddp}$	50	–	–	$\mu\text{s}$	The $V_{DDP}$ voltage must never be higher than $V_{HIGH}$ voltage.
$V_{HIGH}$ domain ramp down	$t_{vh\_rampdown}$	1.0	–	–	ms	The $V_{LOW}$ voltage must never be higher than $V_{HIGH}$ voltage .
Reset time after $V_{HIGH}$ and $V_{LOW}$ domains are stabilized	$t_{reset}$	100	–	–	ns	HRSTN must be released after the power supplies have stabilized.

Rise and ramp down times are from 10% to 90% marks for  $V_{HIGH}$ ,  $V_{LOW}$  and HRSTN.

### 7.5.2 Power Up and Power Down Sequence in Internal DCDC SVR Configuration

In internal DCDC SVR configuration, the High Voltage domain  $V_{HIGH}$ ,  $V_{DDP}^{1)}$  and the HRSTN need to be controlled externally. The  $V_{LOW}$  domain is supplied by the DCDC\_REGO outputs of the internal SVR.

$V_{HIGH}$ ,  $V_{DDP}^{1)}$  domain ramp-up time  $t_{vh\_rampup}$ ,  $t_{vddp\_rampup}^{1)}$  must not be too short.

$V_{HIGH}$  domain must be stabilized for  $t_{reset}$  time before releasing the reset HRSTN.

When reset is released, the integrated SVR generates the DCDC\_REGO which supplies the  $V_{LOW}$  domain. Subsequently, integrated PLL locks and the device boots up.

During the power-down sequence,  $V_{HIGH}$  ramp down time  $t_{vh\_rampdown}$  must be higher than the minimum requirement.

The timing requirements of the power supply pins are listed in [Table 36](#). The timings refer to the signal sequence waveforms depicted in [Figure 19](#) when PS\_MDIO\_VOLTAGE is HIGH and [Figure 20](#) PS\_MDIO\_VOLTAGE is LOW.




Figure 19 Timing Diagram for the Reset Sequence (Internal DCDC SVR Configuration)

1) When PS\_MDIO\_VOLTAGE is LOW then  $V_{DDP}$  will be at 1.8 V and requirements that differentiate  $V_{DDP}$  from  $V_{HIGH}$  is applicable. When PS\_MDIO\_VOLTAGE is HIGH then  $V_{DDP}$  will be treated as  $V_{HIGH}$ .




Figure 20 Timing Diagram for the Reset Sequence (Internal DCDC SVR Configuration) when  $V_{DDP}=1.8\text{ V}$

Table 36 Power Supply Timings (Internal DCDC SVR Configuration)

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
$V_{HIGH}$ domain ramp up	$t_{vh\_rampup}$	50.0	–	–	$\mu\text{s}$	To avoid current surge.
$V_{HIGH}$ domain ramp down	$t_{vh\_rampdown}$	1.0	–	–	ms	-
$V_{DDP}^{(1)}$ domain ramp up	$t_{vddp\_rampup}$	50	–	–	$\mu\text{s}$	To avoid current surge.
Delay between $V_{HIGH}$ and $V_{DDP}^{(1)}$ domains voltage ramp up	$t_{vh\_vddp}$	50	-	-	$\mu\text{s}$	The $V_{DDP}$ voltage must never be higher than $V_{HIGH}$ voltage.
Reset Time	$t_{reset}$	500	–	–	$\mu\text{s}$	HRSTN must be released after stabilization of $V_{HIGH}$ domain.
DCDC_REGO ramp up (indication)	$t_{power}$	–	2	5.0	ms	Indicative of the maximum time for the internal DC/DC converter to stabilize DCDC_REGO low voltage after HRSTN is released. This is internally controlled by the chip, thus it is not an external system requirement.

Rise and ramp down times are from 10% to 90% marks for  $V_{HIGH}$ ,  $V_{LOW}$  and HRSTN.

### 7.5.3 Power Supply Rail Requirements

**Table 37** lists the required characteristics of the power supplies.

**Table 37 AC Characteristics of the Power Supply**

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Power Supply Ripple on VDDA0V9	$R_{VDDA0V9}$	–	–	60.0	mV	Peak to Peak value
Power Supply Ripple on VP	$R_{VP}$	–	–	60.0	mV	Peak to Peak value
Power Supply Ripple on VDD	$R_{VDD}$	–	–	60.0	mV	Peak to Peak value
Power Supply Ripple on VDDP	$R_{VDDP}$	–	–	100.0	mV	Peak to Peak value
Power Supply Ripple on VDDA3V3	$R_{VDDA3V3}$	–	–	100.0	mV	Peak to Peak value
Power Supply Ripple on VDDA3V3XO	$R_{VDDA3V3XO}$	–	–	100.0	mV	Peak to Peak value
Power Supply Ripple on VDDA3V3CDB	$R_{VDDA3V3CDB}$	–	–	100.0	mV	Peak to Peak value
Power Supply Ripple on VDDA3V3AON	$R_{VDDA3V3AON}$	–	–	100.0	mV	Peak to Peak value
Power Supply Ripple on VPH	$R_{VPH}$	–	–	100.0	mV	Peak to Peak value
Power Supply Ripple on VDD3V3DCDC	$R_{VDD3V3DCDC}$	–	–	100.0	mV	Peak to Peak value

### 7.5.4 MDIO Interface

Figure 21 shows a timing diagram of the slave MDIO interface for a clock cycle in the read, write and turnaround modus. The timing measurements are annotated. The defined absolute values are summarized in Table 38.




Figure 21 Timing Diagram for the MDIO Interface

Table 38 Timing Characteristics of the MDIO Interface

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
MDC High Time	$t_{CH}$	10.0	–	–	ns	Given timings all refer to the MDC signal probed at the pin of the Gigabit Ethernet PHY.
MDC Low Time	$t_{CL}$	10.0	–	–	ns	
MDC Clock Period	$t_{CP}$	40.0	400.0	–	ns	
MDC Clock Frequency <sup>1)</sup>	$t_{CP}$	–	2.5	25.0	MHz	
MDC Rise Time	$t_R$	–	–	5.0	ns	
MDC Fall Time	$t_F$	–	–	5.0	ns	
MDIO Input Setup Time	$t_S$	10.0	–	–	ns	Gigabit Ethernet PHY Receive
MDIO Input Hold Time	$t_H$	10.0	–	–	ns	Gigabit Ethernet PHY receive
MDIO Output Delay Time	$t_D$	0.0	–	10	ns	Gigabit Ethernet PHY transmit
<b>Standard @2.5 MHz</b>						
MDIO Output Delay	$t_D$	0.0	–	300.0	ns	PHY transmit
MDIO Output Setup Time	$t_S$	10.0	–	–	ns	MAC transmit
MDIO Output Hold Time	$t_H$	10.0	–	–	ns	MAC transmit

1) MDC clock supports range of frequencies up to 25 MHz. Default/typical frequency is 2.5 MHz.



### 7.5.5 SGMII Interface


This section describes the AC characteristics of the SGMII Interface on the GPY212.

The SGMII Interface timing characteristics are described below:

- Transmit timing characteristics ([Chapter 7.5.5.1](#))
- Receive timing characteristics ([Chapter 7.5.5.2](#))

#### 7.5.5.1 Transmit Timing Characteristics

[Figure 22](#) shows the timing diagram of the transmit SGMII interface on the GPY212. It is referred to by [Table 39](#), which specifies the timing requirements.



**Figure 22** Transmit Timing Diagram of the SGMII (shows alternating data sequence)

**Table 39** Transmit Timing Characteristics of the SGMII

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Transmit baud rate	$f_b$	-100 ppm	$f_b$	+100 ppm	Mbaud	$f_b = 1.25/3.125$ Gbaud
Differential transmit rise time	$T_{tr}$	30 ps	–	0.25 UI	–	20%→80% <sup>1)</sup>
Differential transmit fall time	$T_{tf}$	30 ps	–	0.25 UI	–	80%→20%
Output timing jitter	$T_{TJ}$	–	–	0.30	UI <sub>pp</sub> <sup>2)</sup>	
Time skew between pairs	$t_{Skew}$	–	–	15	ps	–
Output differential voltage	$V_{OD}$	400	–	1600	mV	Peak-peak amplitude
Output impedance (differential)	$R_O$	80	100	120	$\Omega$	–

1) UI =  $1/f_b$ , Unit Interval.

2) Refer to [1] for details. The p-p (peak to peak) measurement states the maximum to minimum amount of time deviation.

### 7.5.5.2 Receive Timing Characteristics

Figure 23 shows the timing diagram of the receive SGMII interface of the GPY212. Refer to Table 40 for the timing requirements.




Figure 23 Receive Timing Diagram of the SGMII (alternating data input sequence)

Table 40 Receive Timing Characteristics of the SGMII

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Receive baud rate	f <sub>b</sub>	-100 ppm	f <sub>b</sub>	+100 ppm	Mbaud	f <sub>b</sub> = 1.25/3.125 Gbaud
Receive data jitter tolerance	R_TJ	–	–	0.6	UI <sub>pp</sub> <sup>1)</sup>	–
Input differential voltage	V <sub>ID</sub>	200	–	1600	mV	peak-peak amplitude
Input impedance (differential)	R <sub>I</sub>	80	100	120	Ω	–

1) Refer to [1] for details.

### 7.5.6 Serial Peripheral Interface (SPI)

The SPI master interface timing is shown in [Figure 24](#).




Figure 24 SPI Master Interface Timing

Table 41 SPI Interface Timing Parameters

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
<b>Master Mode</b>						
Tx Data Output Delay	$t_D$	0	–	4	ns	–
Rx Data Input Setup Time	$t_S$	7	–	–	ns	–
Rx Data Hold Time	$t_H$	0	–	–	ns	–
SPI Clock Period (Master Mode)	$t_{CP}$	20	–	50	ns	–
SPI Clock Rise Time	$t_R$	–	–	5.0	ns	10% - 90%
SPI Clock Fall Time	$t_F$	–	–	5.0	ns	10% - 90%
SPI Clock Duty Cycle	D	45	–	55	%	–

### 7.5.7 JTAG Interface

The JTAG interface is used for boundary scan.




Figure 25 JTAG Interface Timing

The timing values are described in [Table 42](#) and [Table 43](#).

Table 42 JTAG Interface Clock

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
TCK Clock Period	$t_C$	100	–	–	ns	–
TCK High Time	$t_{CH}$	40	–	–	ns	–
TCK Low Time	$t_{CL}$	40	–	–	ns	–

Table 43 JTAG Timing

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
TMS setup time	$t_{MS}$	40	–	–	ns	–
TMS hold time	$t_{MH}$	40	–	–	ns	–
TDI setup time	$t_{DS}$	40	–	–	ns	–
TDI hold time	$t_{DH}$	40	–	–	ns	–
Hold: $\overline{\text{TRST}}$ after TCK	$t_{HD}$	10	–	–	ns	–
TDO valid delay	$t_{DV}$	–	–	60	ns	–

### 7.5.8 Crystal Specification

The 25 MHz crystal must follow the specification given in [Table 44](#).

**Table 44 Specification of the Crystal**


Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Frequency with 25 MHz input	$f_{clk25}$	–	25.0	–	MHz	–
Total Frequency Stability	–	-50	–	+50	ppm	Refers to sum of all effects: e.g. general tolerance, aging, temperature dependency
Series Resonant Resistance	–	–	–	60	$\Omega$	–
Drive Level	–	–	–	0.1	mW	–
Load Capacitance	$C_L$	–	18	–	pF	–
Shunt Capacitance	$C_0$	–	–	5	pF	–

## 7.6 External Circuitry

This chapter specifies the component characteristics of the external circuitry connected to the GPY212.

### 7.6.1 Twisted-Pair Common-Mode Rejection and Termination Circuitry

This section describes the external circuitry that is required to properly terminate the common mode of the Twisted Pair Interface (TPI). These external components are also required to perform proper rejection of alien disturbers injected into the common mode of the TPI. **Figure 26** shows a typical external circuit, and in particular the common-mode components. **Table 45** defines the component values and their supported tolerances.



**Figure 26 Twisted Pair Common-Mode Rejection and Termination Circuitry**

**Table 45 Electrical Characteristics for Common-Mode Rejection and Termination Circuitry**

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Common-mode de-coupling capacitance (media end)	$C_{CMM}$	800	1000	1200	pF	±20%, 2 kV
Common-mode de-coupling capacitance (chip end)	$C_{CMC}$	80	100	120	nF	±20%, 2 kV
Common-mode termination resistance (media end)	$R_{CMM}$	67.5	75	82.5	Ω	±10%

### 7.6.2 Transformer (Magnetics)

This section specifies the required electrical characteristics of the transformer<sup>1)</sup> devices that are supported. The specifications listed here guarantee proper operation according to IEEE 802.3 [2].




Figure 27 Schematic of an Ethernet Transformer Device

A typical Gigabit Ethernet capable transformer device is depicted in Figure 27. Table 46 lists the characteristics of the supported transformer devices. Note that these characteristics represent the minimum for achieving standard performance. Since the transformer significantly impacts the link performance, it is possible to increase the loop reach by selecting transformers with improved parameters.

Table 46 Electrical Characteristics for Supported Transformers (Magnetics)

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Turns Ratio	1:tr	0.95	1.00	1.05		±5%
Differential-to-common-mode rejection	DCMR	40	–	–	dB	30 MHz
		35	–	–	dB	60 MHz
		30	–	–	dB	100 MHz
Crosstalk attenuation	CTA	45	–	–	dB	30 MHz
		40	–	–	dB	60 MHz
		35	–	–	dB	100 MHz
Insertion loss	IL	–	–	1	dB	1 MHz ≤ f ≤ 250 MHz
Return loss	RL	16	–	–	dB	1 MHz ≤ f ≤ 40 MHz
Return loss	RL	16-10*log <sub>10</sub> (f/40)	–	–	dB	40 MHz ≤ f ≤ 125 MHz

1) Also often referred to as “magnetics”.

### 7.6.3 RJ45 Plug

**Table 47** describes the electrical characteristics of the RJ45 plug to be used in conjunction with the GPY212.

**Table 47 Electrical Characteristics for Supported RJ45 Plugs**

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Crosstalk attenuation	CTA	45	–	–	dB	30 MHz
		40	–	–	dB	60 MHz
		35	–	–	dB	100 MHz
Insertion loss	IL	–	–	1	dB	1 MHz ≤ f ≤ 250 MHz
Return loss	RL	16	–	–	dB	1 MHz ≤ f ≤ 40 MHz
Return loss	RL	16-10*log10(f/40)	–	–	dB	40 MHz ≤ f ≤ 250 MHz

### 7.6.4 Calibration Resistors

An external resistor  $R_{CAL}$  of 22 kΩ 1% must be connected between the RCAL pin and ground to calibrate the GPY212 Ethernet analog modules.

Additionally, an external resistor  $R_{RESREF}$  of 200 Ω 1% must be connected between the RESREF pin and ground to calibrate the GPY212 SGMII analog modules.

The resistor values are indicated in **Table 48**.

**Table 48 Calibration Resistors Values**

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
GPY212 calibration resistor	$R_{CAL}$	21780	22000	22220	Ω	±1%
SGMII PHY calibration resistor	$R_{RESREF}$	198	200	202	Ω	±1%

## 7.7 Power Supply


Due to its integrated DC/DC SVR converter, the GPY212 can be powered using a single power supply, as described in the next section. However, the device can also be powered without the integrated DC/DC converter. **Figure 28** and **Figure 29** show the high-level principle of circuitry. For more details, refer to Reference Board Hardware Design Guide [7].

### 7.7.1 Power Supply Using Integrated DC/DC SVR Converter

The GPY212 can be powered using a single 3.3 V supply when the integrated DC/DC converter is used. As long as the applied nominal voltage remains within the operating range specified in **Chapter 7.2**, the device operates automatically and without the need for additional settings to be applied. Only minor external circuitry is required to enable this feature. **Figure 28** shows an example schematic. The electrical characteristics of the power supply are defined in **Chapter 7.2**.

The required values for the external components are listed in **Table 49**.





**Figure 28 External Circuitry Using the Integrated DC/DC Converter**


**Table 49 External Component Values for DC/DC Converter**

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
DC/DC buck inductance	$L_{DCDC}$	–	1.0	–	$\mu\text{H}$	$\text{DCR}_{\text{max}} = 0.07 \text{ ohm}$
DC/DC smoothing capacitance	$C_{DCDC}$	–	2 x 22	–	$\mu\text{F}$	Refer to [7] for exact reference circuitry
			1 x 330		pF	
DC/DC input capacitance	$C_{IN}$	–	10.0	–	$\mu\text{F}$	Refer to [7] for exact reference circuitry
			22			
			0.1			

### 7.7.2 Power Supply without using Integrated DC/DC Converter

When the integrated DC/DC converter is not used, for example when both power supply voltages are already available in the system, the GPY212 can be powered by a dual power supply, as shown in **Figure 29**. The electrical characteristics of the power supply are defined in **Chapter 7.2**.

In external supply mode, the DC/DC converter output pins are left unconnected. The integrated DC/DC converter can then be switched off after power up. Note that **Figure 29** is only a generic schematic, and does not show power supply blocking for reasons of simplicity.



**Figure 29** External Circuitry without using the Integrated DC/DC Converter

## 8 Package Outline

The product is assembled in a PG-VQFN-56 package, which complies with regulations requiring lead free material. The following parameters are generated in accordance with JEDEC JESD51 standards [8]. Three models are provided:

- in natural convection environment, still air (Table 50)
- with a thermal solution setting chip top temperature at 70°C (Table 51)
- according to compact 2-R model (Table 52)

**Table 50 JEDEC Thermal Resistance Package Parameter - Still air conditions**

Item	Name/Value
Environmental conditions	The chip is mounted on a 4-layer PCB (2S2P) according to JESD51-7 [8], PCB size 76.2x114 mm Natural convection: still air, according to JESD51-2 [8] Ambient temperature: 85°C
Thermal Resistance - Junction to Ambient	$R_{th,JA} = 23 \text{ K/W}$
Thermal Delta - Junction to Case Top	$\Psi_{jCtop} = 0.53 \text{ K/W}$


**Table 51 JEDEC Thermal Resistance Package Parameter - With Thermal Solution Environment**

Item	Name/Value	Environment
Thermal Resistance Junction to Case Top	$R_{th,JCtop} = 18.2 \text{ K/W}$	Cold plate on package top surface. Temp = 70°C. PCB with 16 thermal vias
Thermal Resistance - Junction to Case Bottom	$R_{th,JB} = 12.8 \text{ K/W}$	As per JESD51-8 [8] Ring style cold plate on PCB around 3 mm from package edge. Temp = 70°C. PCB with 16 thermal vias.

**Table 52 JEDEC Thermal Resistance Package Parameter - Compact 2-R Model Network**

Item	Name/Value
Thermal Resistance Junction to Case Top	$R_{th,JCtop} = 24.6 \text{ K/W}$
Thermal Resistance - Junction to Case Bottom	$R_{th,JCbottom} = 5.24 \text{ K/W}$


The mechanical drawings for this package are shown in [Figure 30](#). Dimensions are in millimeters.



**Figure 30 PG-VQFN-56 7 mm x 7 mm Package Outline**

## 8.1 Chip Identification and Ordering Information

**Figure 31** shows an example of the marking pattern on the Gigabit Ethernet PHY GPY212 device. The actual chip marking may differ slightly from the illustration.



**Figure 31** Example of Chip Marking

**Table 53** explains the chip marking information, **Table 54** provides chip ordering information for GPY212C0VC, and **Table 55** provides chip ordering information for GPY212B1VC.

**Table 53** Chip Marking Pattern

Marking	Description
Text Line 1	MaxLinear Logo
Text Line 2	Spec. Number - See <b>Table 54</b> (GPY212C0VC) and <b>Table 55</b> (GPY212B1VC)
Text Line 3	Wafer Lot Number
Text Line 4	Date Code (YYWW) and Assembly Site Code (S)

**Table 54** Product Naming (GPY212C0VC)

Product Name	Ordering Code	S-Spec# <sup>1)</sup>	MMID	OTP Firmware Version	Device Number <sup>2)</sup>	Device Revision Number <sup>3)</sup>	PHY Identifier <sup>4)</sup>
GPY212	GPY212C0VC	SLNW9	99AFC7	0x886F	0x22	0x0	0xDE20

1) Marking of Engineering Sample is QW7Z with MMID xxxxx. OTP, Device Number, Device Revision Number and PHY Identifier identical to S-Spec part.

2) LDN field in CL22 and CL45 registers.

3) LDRN field in CL22 and CL45 registers.

4) PHY Identifier 2 register 16-bit value.

**Table 55** Product Naming (GPY212B1VC)

Product Name	Ordering Code	S-Spec#	MMID	OTP Firmware Version	Device Number <sup>1)</sup>	Device Revision Number <sup>2)</sup>	PHY Identifier <sup>3)</sup>
GPY212	GPY212B1VC	SLN8B	999T0Z	0x8730	0x20	0x9	0xDE09
GPY212	GPY212B1VC	SLNHD	999X4H	0x8747	0x20	0xB	0xDE0B

1) LDN field in CL22 and CL45 registers.

2) LDRN field in CL22 and CL45 registers.

3) PHY Identifier 2 register 16-bit value.

## Terminology

### A

ADS	Auto-Downspeed
ANEG	Auto-Negotiation
ANSI	American National Standards Institute

### B

BER	Bit Error Rate
BW	Bandwidth

### C

CAT5	Category 5 Cabling
CCR	Configuration Content Record
CDR	Clock and Data Recovery
CRC	Cyclic Redundancy Check
CSR	Configuration Signature Record
CRS	Carrier Sense

### D

DEC	Digital Echo Canceler
-----	-----------------------

### E

ECM	Externally Controlled Mode (LED)
EEE	Energy-Efficient Ethernet
EEPROM	Electrically Erasable Programmable ROM
EMI	Electromagnetic Interference
ESD	Electrostatic Discharge

### F

FFU	Field Firmware Upgrade
FLP	Fast Link Pulse
FO	Fiber-Optic

### G

GbE	Gigabit Ethernet
GBIC	Gigabit Interface Converter
GMII	Gigabit Media-Independent Interface
GPIO	General Purpose Input/Output

### H

HBM	Human Body Model
HSTL	High-Speed Transceiver Logic
HYB	Hybrid

### I

IC	Integrated Circuit
ICM	Internally Controlled Mode (LED)

ICV	Integrity Check Value
IEEE	Institute of Electrical and Electronics Engineers
IPG	Inter-Packet Gap
<b>J</b>	
JTAG	Joined Test Action Group
<b>L</b>	
LAN	Local Area Network
LED	Light Emitting Diode
LPI	Low Power Idle
LSB	Least Significant Bit
<b>M</b>	
MAC	Media Access Controller
MDI	Media-Dependent Interface
MDIO	Management Data Input/Output
MDIX	Media-Dependent Interface Crossover
MII	Media-Independent Interface
MMD	MDIO Manageable Device
MoCA	Multimedia over Coax Alliance
MSB	Most Significant Bit
<b>N</b>	
NAS	Network Attached Storage
NLP	Normal Link Pulse
NP	Next Page
<b>O</b>	
OSI	Open Systems Interconnection
OTP	One-Time Programmable Memory
OUI	Organizationally Unique Identifier
<b>P</b>	
PCB	Printed Circuit Board
PCS	Physical Coding Sublayer
PD	Powered Device
PHY	Physical Layer (device)
PICMG	PCI Industrial Computer Manufacturers Group
PLL	Phase-Locked Loop
PMA	Physical Media Attachment
PON	Passive Optical Network
PPS	Pulse Per Second
PTS	Precision Time Protocol
PSE	Power-Sourcing Equipment
<b>R</b>	

RX	Receive
<b>S</b>	
SA	Secure Association
SC	Secure Channel
SerDes	Serializer-Deserializer
SFD	Start-of-frame Delimiter
SFP	Small Form-Factor Pluggable
SGMII	Serial Gigabit Media-Independent Interface
SMD	Surface Mounted Device
SoC	System on Chip
STA	Station Management Entity (MAC SoC)
SVR	Switching Voltage Regulator (Internal DCDC)
<b>T</b>	
TAP	Test Access Port
TPI	Twisted Pair Interface
TsSync	Time Stamp Synchronization
TX	Transmit
<b>V</b>	
VQFN	Very Thin Quad Flat Non-leaded
<b>W</b>	
Wi-Fi	Wireless Local Area Network
WoL	Wake-on-LAN
<b>X</b>	
xMII	Symbolic shortening which denotes the set of supported MII Interfaces, e.g. RGMII and SGMII



## References

- [1] Common Electrical I/O (CEI) – Electrical and Jitter Interoperability agreements for 6G+ bps and 11G+ bps I/O (IA # OIF-CEI-02.0) 28th February 2005
- [2] IEEE 802.3-2018: “Carrier sense multiple access with collision detection (CSMA/CD) access method and physical layer specifications”, IEEE Computer Society
- [3] IEEE 802.3bz-2016 “Amendment 7: Media Access Control Parameters, Physical Layers, and Management Parameters for 2.5 Gb/s and 5 Gb/s Operation, Types 2.5GBASE-T and 5GBASE-T”, IEEE Computer Society
- [4] Serial-GMII Specification: Revision 1.8, Cisco\* Systems, November 2 2005
- [5] Sync-E Jitter and Wander specification ITU-T G.8262: “Timing characteristics of a synchronous Ethernet equipment slave clock”
- [6] IEEE 1588-2008: “IEEE Standard for a Precision Clock Synchronization Protocol for Networked Measurement and Control Systems”
- [7] Ethernet Network Connection EASY GPY211 LBB Reference Board V1.3.1 HDK HW7.02 Hardware Design Guide Rev. 1.0
- [8] JEDEC STANDARD, JESD 51 Methodology for the Thermal Measurement of Component Packages
- [9] Ethernet Network Connection GPY API Programmer's Guide Rev. 3.0