

# COMLINEAR® CLC1006

# Single, 500MHz Voltage Feedback Amplifier

#### **FEATURES**

- 500MHz -3dB bandwidth at G=2
- 1,400V/µs slew rate
- 0.02%/0.05° diff. gain/phase error
- 300MHz large signal bandwidth
- 5.5mA supply current
- 5nV/√Hz input voltage noise
- 100mA output current
- Stable for gains ≥ 2
- Fully specified at 5V and ±5V supplies
- CLC1006: Pb-free SOT23-5 and SOIC8


#### **APPLICATIONS**

- Video line drivers
- Imaging applications
- Professional cameras
- Differential line receivers
- Photodiode preamps

### General Description

The COMLINEAR CLC1006 is a high-performance, voltage feedback amplifier that offers bandwidth and slew rate usually found in current feedback amplifiers. The CLC1006 provides 500MHz bandwidth and 1,400V/µs slew rate exceeding the requirements of standard-definition television and other multimedia applications. The COMLINEAR CLC1006 high-performance amplifier also provides ample output current to drive multiple video loads.

The COMLINEAR CLC1006 is designed to operate from  $\pm 5V$  or  $\pm 5V$  supplies. the consumes only 5.5mA of supply current. The combination of high-speed, excellent video performance, and 10ns settling time make the CLC1006 well suited for use in many general purpose, high-speed applications including standard definition video and imaging applications.




# Ordering Information

Part Number	Package	Pb-Free	RoHS Compliant	Operating Temperature Range	Packaging Method
CLC1006IST5X	SOT23-5	Yes	Yes	-40°C to +85°C	Reel
CLC1006ISO8X	SOIC-8	Yes	Yes	-40°C to +85°C	Reel

Moisture sensitivity level for all parts is MSL-1.


# SOT23-5 Pin Configuration



# SOT23-5 Pin Assignments

Pin No.	Pin Name	Description
1	OUT	Output
2	-V <sub>S</sub>	Negative supply
3	+IN	Positive input
4	-IN	Negative input
5	+V <sub>S</sub>	Positive supply

# **SOIC Pin Configuration**



on %	The DA	SOIC Pin <i>I</i>	Assignments Pin Name	
	i oz	Pin No.	Pin Name	Description
	6	1	NC	No connect
8	NG	2	-IN1	Negative input, channel 1
7	+V <sub>S</sub>	3	+IN1	Positive input, channel 1
	1 1 5	4	-V <sub>S</sub>	Negative supply
6	OUT	5	NE	No connect
5	NC	6	OUT	Output
	IVC	70,	G+Vs S	Positive supply
		8	NC	No connect
			ordered (	Output Positive supply No connect

# **Absolute Maximum Ratings**

The safety of the device is not guaranteed when it is operated above the "Absolute Maximum Ratings". The device should not be operated at these "absolute" limits. Adhere to the "Recommended Operating Conditions" for proper device function. The information contained in the Electrical Characteristics tables and Typical Performance plots reflect the operating conditions noted on the tables and plots.

Parameter	Min	Max	Unit
Supply Voltage	0	14	V
Input Voltage Range	-V <sub>s</sub> -0.5V	+V <sub>S</sub> +0.5V	V
Continuous Output Current		100	mA

# **Reliability Information**

Parameter	Min	Тур	Max	Unit
Junction Temperature			150	°C
Storage Temperature Range	-65		150	°C
Lead Temperature (Soldering, 10s)			260	°C
Package Thermal Resistance				
5-Lead SOT23		221		°C/W
8-Lead SOIC		100		°C/W

Notes:

Package thermal resistance ( $\theta_{1A}$ ), JDEC standard, multi-layer test boards, still air

#### **ESD Protection**

Product	50123-5
Human Body Model (HBM)	2kV
Charged Device Model (CDM)	O S1kV

# **Recommended Operating Conditions**

Parameter	Min	Typ	Max	Unit
Operating Temperature Range	-40	(n)	+85	°C
Supply Voltage Range	4.5	<b>6</b> 6	12	V

# Electrical Characteristics at +5V

 $T_A=25^{\circ}\text{C},\,V_S=+5\text{V},\,R_f=150\Omega,\,R_L=150\Omega$  to  $V_S/2,\,G=2;$  unless otherwise noted.

Symbol	Parameter	Conditions	Min	Тур	Max	Units
Frequency Do	omain Response	'				
BW <sub>SS</sub>	-3dB Bandwidth	$G = +2$ , $V_{OUT} = 0.2V_{pp}$		400		MHz
BW <sub>LS</sub>	Large Signal Bandwidth	$G = +2$ , $V_{OUT} = 1V_{pp}$		335		MHz
BW <sub>0.1dBSS</sub>	0.1dB Gain Flatness	$G = +2$ , $V_{OUT} = 0.2V_{pp}$		50		MHz
BW <sub>0.1dBLS</sub>	0.1dB Gain Flatness	$G = +2$ , $V_{OUT} = 1V_{pp}$		125		MHz
Time Domain	Response					
t <sub>R</sub> , t <sub>F</sub>	Rise and Fall Time	V <sub>OUT</sub> = 1V step; (10% to 90%)		1.4		ns
t <sub>S</sub>	Settling Time to 0.1%	V <sub>OUT</sub> = 1V step		10		ns
OS	Overshoot	V <sub>OUT</sub> = 0.2V step		1		%
SR	Slew Rate	1V step		650		V/µs
Distortion/No	sise Response					
HD2	2nd Harmonic Distortion	1V <sub>pp</sub> , 5MHz		-60		dBc
HD3	3rd Harmonic Distortion	1V <sub>pp</sub> , 5MHz		-67		dBc
THD	Total Harmonic Distortion	1V <sub>pp</sub> , 5MHz		-59		dB
IP3	Third-Order Intercept	IV <sub>pp</sub> , 10MHz		32		dBm
SFDR	Spurious-Free Dynamic Range	1V <sub>pp</sub> , 5MHz		60		dBc
$D_G$	Differential Gain	NTSC (3.58MHz), AC-coupled, $R_L = 150\Omega$		0.01		%
D <sub>P</sub>	Differential Phase	NTSC (3.58MHz), AC-coupled, $R_L = 150\Omega$		0.01		0
e <sub>n</sub>	Input Voltage Noise	>1MHz		5		nV/√Hz
i <sub>n</sub>	Input Current Noise	> 1MHz		3		pA/√Hz
DC Performan	nce	NTSC (3.58MHz), AC-coupled, $R_L = 150\Omega$ NTSC (3.58MHz), AC-coupled, $R_L = 150\Omega$ > 1MHz  > 1MHz  DC				
V <sub>IO</sub>	Input Offset Voltage	7 4 00 W		0		mV
$dV_{\rm IO}$	Average Drift	0 6 3		1.2		μV/°C
I <sub>bn</sub>	Input Bias Current	0, 0, 0		±3.2		μΑ
dI <sub>b</sub>	Average Drift	90 70 11		7.5		nA/°C
PSRR	Power Supply Rejection Ratio	DC DC		60		dB
A <sub>OL</sub>	Open-Loop Gain		2	55		dB
$I_S$	Supply Current	6.74	1/4	5.2		mA
Input Charac	teristics					
R <sub>IN</sub>	Input Resistance	Non-inverting	Cx. Y	4.5		MΩ
$C_{IN}$	Input Capacitance		.44	1.0		pF
CMIR	Common Mode Input Range		6	1 to 4		V
CMRR	Common Mode Rejection Ratio	DC		50		dB
Output Chara	cteristics					
R <sub>O</sub>	Output Resistance	Closed Loop, DC		0.1		Ω
V <sub>OUT</sub>	Output Voltage Swing	$R_L = 150\Omega$		1 to 4		V
I <sub>OUT</sub>	Output Current			±100		mA

# Electrical Characteristics at ±5V

 $T_A=25$ °C,  $V_S=\pm5V$ ,  $R_f=150\Omega$ ,  $R_L=150\Omega$  to GND, G=2; unless otherwise noted.

Symbol	Parameter	Conditions	Min	Тур	Max	Units
Frequency Do	omain Response					
BW <sub>SS</sub>	-3dB Bandwidth	$G = +2, V_{OUT} = 0.2V_{pp}$		500		MHz
BW <sub>LS</sub>	Large Signal Bandwidth	$G = +2$ , $V_{OUT} = 2V_{pp}$		300		MHz
BW <sub>0.1dBSS</sub>	0.1dB Gain Flatness	$G = +2$ , $V_{OUT} = 0.2V_{pp}$		50		MHz
BW <sub>0.1dBLS</sub>	0.1dB Gain Flatness	$G = +2$ , $V_{OUT} = 2V_{pp}$		100		MHz
Time Domain	Response					
t <sub>R</sub> , t <sub>F</sub>	Rise and Fall Time	V <sub>OUT</sub> = 2V step; (10% to 90%)		2.4		ns
$t_S$	Settling Time to 0.1%	V <sub>OUT</sub> = 2V step		10		ns
OS	Overshoot	V <sub>OUT</sub> = 0.2V step		1		%
SR	Slew Rate	2V step		1400		V/µs
Distortion/No	ise Response					
HD2	2nd Harmonic Distortion	2V <sub>pp</sub> , 5MHz		-68		dBc
HD3	3rd Harmonic Distortion	2V <sub>pp</sub> , 5MHz		-63		dBc
THD	Total Harmonic Distortion	2V <sub>pp</sub> , 5MHz		-62		dB
IP3	Third-Order Intercept	2V <sub>pp</sub> , 10MHz		32		dBm
SFDR	Spurious-Free Dynamic Range	2V <sub>pp</sub> , 5MHz		63		dBc
$D_G$	Differential Gain	NTSC (3.58MHz), AC-coupled, $R_L = 150\Omega$		0.02		%
D <sub>P</sub>	Differential Phase	NTSC (3.58MHz), AC-coupled, $R_L = 150\Omega$		0.05		0
e <sub>n</sub>	Input Voltage Noise	>1MHz		5		nV/√Hz
i <sub>ni</sub>	Input Current Noise	> 1MHz		3		pA/√Hz
DC Performar	nce	70. 70 6%				
V <sub>IO</sub>	Input Offset Voltage(1)	7 6 W	-10	0	10	mV
dV <sub>IO</sub>	Average Drift	0 6 3		1.2		μV/°C
$I_b$	Input Bias Current (1)	NTSC (3.58MHz), AC-coupled, $R_L = 150\Omega$ NTSC (3.58MHz), AC-coupled, $R_L = 150\Omega$ $> 1 MHz$ $> 1 MHz$ DC	-20	±3.2	20	μΑ
$dI_b$	Average Drift	90 70 11		7.5		nA/°C
PSRR	Power Supply Rejection Ratio (1)	DC DC	40	75		dB
A <sub>OL</sub>	Open-Loop Gain			61		dB
$I_{S}$	Supply Current (1)	6.74	1/4	5.5	10	mA
Input Charact	reristics		<u> </u>			
R <sub>IN</sub>	Input Resistance	Non-inverting	Cx. Y	4.5		ΜΩ
C <sub>IN</sub>	Input Capacitance		.44	1.0		pF
CMIR	Common Mode Input Range		6	±3.8		V
CMRR	Common Mode Rejection Ratio (1)	DC	40	65		dB
Output Chara	cteristics					
R <sub>O</sub>	Output Resistance	Closed Loop, DC		0.1		Ω
V <sub>OUT</sub>	Output Voltage Swing	$R_L = 150\Omega^{(1)}$	±3.0	±3.6		V
I <sub>OUT</sub>	Output Current			±200		mA


### Notes:

1. 100% tested at 25°C


# Typical Performance Characteristics

 $T_A = 25$ °C,  $V_S = \pm 5V$ ,  $R_f = 150\Omega$ ,  $R_L = 150\Omega$  to GND, G = 2; unless otherwise noted.


### Non-Inverting Frequency Response




#### **Inverting Frequency Response**









Frequency Response vs. R<sub>L</sub>



# Frequency Response vs. $V_{OUT}$




Temperature Frequency Response vs.




# Typical Performance Characteristics

 $T_A = 25$ °C,  $V_S = \pm 5V$ ,  $R_f = 150\Omega$ ,  $R_L = 150\Omega$  to GND, G = 2; unless otherwise noted.


Non-Inverting Frequency Response at  $V_S = 5V$ 




Inverting Frequency Response at  $V_S = 5V$ 




Frequency Response vs.  $C_I$  at  $V_S = 5V$ 




Frequency Response vs.  $V_{OUT}$  at  $V_S = 5V$ 



Frequency Response vs.  $R_1$  at  $V_S = 5V$ 




Frequency Response vs. Temperature at  $V_S = 5V$ 




 $T_A = 25$ °C,  $V_S = \pm 5V$ ,  $R_f = 150\Omega$ ,  $R_L = 150\Omega$  to GND, G = 2; unless otherwise noted.


#### **Gain Flatness**




## Gain Flatness at $V_S = 5V$









-3dB Bandwidth vs.  $V_{OUT}$  at  $V_S = 5V$ 



## Closed Loop Output Impedance vs. Frequency




Input Voltage Noise




 $T_A = 25$ °C,  $V_S = \pm 5V$ ,  $R_f = 150\Omega$ ,  $R_L = 150\Omega$  to GND, G = 2; unless otherwise noted.


2nd Harmonic Distortion vs.  $R_L$ 




3rd Harmonic Distortion vs. R<sub>L</sub>









3rd Harmonic Distortion vs. V<sub>OUT</sub>



CMRR vs. Frequency




PSRR vs. Frequency




 $T_A = 25$ °C,  $V_S = \pm 5V$ ,  $R_f = 150\Omega$ ,  $R_L = 150\Omega$  to GND, G = 2; unless otherwise noted.

## Small Signal Pulse Response



Small Signal Pulse Response at  $V_S = 5V$ 




Large Signal Pulse Response




Large Signal Pulse Response at  $V_S = 5V$ 



#### Differential Gain & Phase AC Coupled Output




Differential Gain & Phase DC Coupled Output




 $T_A = 25$ °C,  $V_S = \pm 5V$ ,  $R_f = 150\Omega$ ,  $R_L = 150\Omega$  to GND, G = 2; unless otherwise noted.

Differential Gain & Phase AC Coupled Output at  $V_S = \pm 2.5V$ 







Input Voltage (V)

On the Control of the Control of

### **Application Information**

#### **Basic Operation**

Figures 1 and 2 illustrate typical circuit configurations for non-inverting, inverting, and unity gain topologies for dual supply applications. They show the recommended bypass capacitor values and overall closed loop gain equations.




Figure 1. Typical Non-Inverting Gain Circu




Figure 2. Typical Inverting Gain Circuit

#### **Power Dissipation**

Power dissipation should not be a factor when operating under the stated 1000 ohm load condition. However, applications with low impedance, DC coupled loads should be analyzed to ensure that maximum allowed junction temperature is not exceeded. Guidelines listed below can be used to verify that the particular application will not cause the device to operate beyond it's intended operating range.

Maximum power levels are set by the absolute maximum junction rating of 150°C. To calculate the junction temperature, the package thermal resistance value Theta<sub>1A</sub>  $(\Theta_{1A})$  is used along with the total die power dissipation.

$$T_{Junction} = T_{Ambient} + (\Theta_{JA} \times P_{D})$$

Where T<sub>Ambient</sub> is the temperature of the working environment.

In order to determine PD, the power dissipated in the load needs to be subtracted from the total power delivered by the supplies.

$$P_D = P_{supply} - P_{load}$$

Supply power is calculated by the standard power equa-

$$P_{\text{supply}} = V_{\text{supply}} \times I_{\text{RMS supply}}$$

$$V_{\text{supply}} = V_{S+} - V_{S-}$$

Power delivered to a purely resistive load is:

$$P_{load} = ((V_{LOAD})_{RMS^2})/Rload_{eff}$$

The effective load resistor (Rloadeff) will need to include the effect of the feedback network. For instance,

Rloadeff in figure 3 would be calculated as:

$$R_L (R_f + R_g)$$

These measurements are basic and are relatively easy to however, prior knowledge of actual signal levels and load impedance is needed to determine the dissipated power. Here, PD can be found from

Quiescent power can be derived from the specified Is values along with known supply voltage, V<sub>Supply</sub>. Load power can be calculated as above with the desired signal amplitudes using:

$$(V_{LOAD})_{RMS} = V_{PEAK} / \sqrt{2}$$

$$(I_{LOAD})_{RMS} = (V_{LOAD})_{RMS} / Rload_{eff}$$

The dynamic power is focused primarily within the output stage driving the load. This value can be calculated as:

$$P_{DYNAMIC} = (V_{S+} - V_{LOAD})_{RMS} \times (I_{LOAD})_{RMS}$$

Assuming the load is referenced in the middle of the power rails or  $V_{\text{supply}}/2$ .

Figure 3 shows the maximum safe power dissipation in the package vs. the ambient temperature for the packages available.




Figure 3. Maximum Power Derating

#### **Driving Capacitive Loads**

Increased phase delay at the output due to capacitive loading can cause ringing, peaking in the frequency response, and possible unstable behavior. Use a series resistance, R<sub>S</sub>, between the amplifier and the load to help improve stability and settling performance. Refer to Figure 4.




Figure 4. Addition of R<sub>S</sub> for Driving Capacitive Loads

Table 1 provides the recommended  $R_S$  for various capacitive loads. The recommended  $R_S$  values result in <=1dB peaking in the frequency response. The Frequency Response vs.  $C_L$  plots, on page 7, illustrates the response of the CLC1006.

C <sub>L</sub> (pF)	R <sub>S</sub> (Ω)	-3dB BW (MHz)
20	20	300
50	15	210
100	11	150
500	6	68
1000	3.3	55

Table 1: Recommended R<sub>S</sub> vs. C<sub>I</sub>

For a given load capacitance, adjust  $R_{\text{S}}$  to optimize the tradeoff between settling time and bandwidth. In general,

reducing R<sub>S</sub> will increase bandwidth at the expense of additional overshoot and ringing.

#### Overdrive Recovery

An overdrive condition is defined as the point when either one of the inputs or the output exceed their specified voltage range. Overdrive recovery is the time needed for the amplifier to return to its normal or linear operating point. The recovery time varies, based on whether the input or output is overdriven and by how much the range is exceeded. The CLC1006 will typically recover in less than 25ns from an overdrive condition. Figure 5 shows the CLC1006 in an overdriven condition.




Figure 5. Overdrive Recovery

# Layout Considerations

General layout and supply bypassing play major roles in high frequency performance. Exar has evaluation boards to use as a guide for high frequency layout and as aid in device testing and characterization. Follow the steps below as a basis for high frequency layout:

- Include  $6.8\mu\text{F}$  and  $0.1\mu\text{F}$  ceramic capacitors for power supply decoupling
- Place the 6.8µF capacitor within 0.75 inches of the power pin
- Place the 0.1µF capacitor within 0.1 inches of the power pin
- Remove the ground plane under and around the part, especially near the input and output pins to reduce parasitic capacitance
- Minimize all trace lengths to reduce series inductances
   Refer to the evaluation board layouts below for more information.

#### **Evaluation Board Information**

The following evaluation boards are available to aid in the testing and layout of these devices:

Evaluation Board	Products
CEB002	CLC1006IST5X
CEB003	CLC1006ISO8X

#### **Evaluation Board Schematics**

Evaluation board schematics and layouts are shown in Figures 9-11. These evaluation boards are built for dual- supply operation. Follow these steps to use the board in a single-supply application:

- 1. Short -Vs to ground.
- Short -vs to ground.
   Use C3 and C4, if the -V<sub>S</sub> pin of the amplifier is not directly connected to the ground plane.




Figure 9. CEB002 Schematic






Figure 10. CEB002 Top View



igure 17 GEB002 Bottom View







Figure 13. CEB003 Top View

#### **Mechanical Dimensions**

#### SOT23-5 Package



#### For Further Assistance:

#### **Exar Corporation Headquarters and Sales Offices**

48720 Kato Road Tel.: +1 (510) 668-7000 Fremont, CA 94538 - USA Fax: +1 (510) 668-7001

www.exar.com



#### NOTICE

EXAR Corporation reserves the right to make changes to the products contained in this publication in order to improve design, performance or reliability. EXAR Corporation assumes no responsibility for the use of any circuits described herein, conveys no license under any patent or other right, and makes no representation that the circuits are free of patent infringement. Charts and schedules contained here in are only for illustration purposes and may vary depending upon a user's specific application. While the information in this publication has been carefully checked; no responsibility, however, is assumed for inaccuracies.

EXAR Corporation does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications unless EXAR Corporation receives, in writing, assurances to its satisfaction that: (a) the risk of injury or damage has been minimized; (b) the user assumes all such risks; (c) potential liability of EXAR Corporation is adequately protected under the circumstances.