

# **CLC1005, CLC1015, CLC2005** Low Cost, +2.7V to 5.5V, 260MHz

Rail-to-Rail Amplifiers

### **General Description**

The CLC1005 (single), CLC1015 (single with disable), and CLC2005 (dual) are low cost, voltage feedback amplifiers. These amplifiers are designed to operate on  $+2.7V$  to  $+5V$ , or  $\pm 2.5V$  supplies. The input voltage range extends 300mV below the negative rail and 1.2V below the positive rail.

The CLC1005, CLC1015, and CLC2005 offer superior dynamic performance with 260MHz small signal bandwidth and 145V/us slew rate. The amplifiers consume only 4.2mA of supply current per channel and the CLC1015 offers a disable supply current of only 127uA. The combination of low power, high output current drive, and rail-to-rail performance make these amplifiers well suited for battery-powered communication/computing systems. Condering Information - Condering Systems<br>
The combination of low power, high<br>
The proformance make the CLC1015 offers<br>
The product (or power, high<br>
The product computing systems.<br>
The product of the product systems<br>
The p

The combination of low cost and high performance make the CLC1005, CLC1015, and CLC2005 suitable for high volume applications in both consumer and industrial applications such as interactive whiteboards, wireless phones, scanners, color copiers, and video transmission. de the minimized pierror and the point of low power, high<br>
are sometime make these amplifiers well<br>
are shown in the stand high performance make the CLC1005,<br>
in single supplication of high performance make the CLC1005,<br>
i tions such as interactive whiteboards,<br>copiers, and video transmission.<br>The thing of the the three than the control of the three three three three three three

#### **FEATURES**

- 260MHz bandwidth
- $\blacksquare$  Fully specified at  $+2.7V$  and  $+5V$  supplies
- Output voltage range: **□ 0.036V to 4.953V; V<sub>S</sub> = +5; R<sub>L</sub> = 2kΩ**
- Input voltage range:
- $\Omega$  -0.3V to +3.8V; V<sub>S</sub> = +5
- 145V/µs slew rate
- 4.2mA supply current
- Power down to 127µA
- ±55mA linear output current
- ±85mA short circuit current
- CLC2005 directly replaces AD8052/42/92 in single supply applications
- CLC1005 directly replaces AD8051/41/91 in single supply applications

#### **APPLICATIONS**

- A/D driver
- Active filters
- CCD imaging systems
- CD/DVD ROM
- Coaxial cable drivers
- High capacitive load driver
- Portable/battery-powered applications
- Twisted pair driver
- Telecom and optical terminals
- Video driver
- Interactive whiteboards

# 2nd & 3rd Harmonic Distortion; V<sub>S</sub> = +2.7V



#### **Output Swing**



## **Absolute Maximum Ratings**

Stresses beyond the limits listed below may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.



#### **Operating Conditions**



## **Package Thermal Resistance**



## **ESD Protection**

SOIC-8 (HBM) ...2.5kV ESD Rating for HBM (Human Body Model) and CDM (Charged

The production the production the product of production the product of production the product of product is also and the product of production of product is also and the production of product is also and the production of **data sheet are not longer to the manufacture of th** and may no for best hating for H<br>Device Model Device Model).

## **Electrical Characteristics at +2.7V**

 $T_A = 25^{\circ}$ C,  $V_S = +2.7V$ ,  $R_f = 2k\Omega$ ,  $R_L = 2k\Omega$  to  $V_S/2$ ;  $G = 2$ ; unless otherwise noted.



#### **Notes:**

1.  $R_f = 1k\Omega$  was used for optimal performance. (For  $G = +1$ ,  $R_f = 0$ )

## **Electrical Characteristics at +5V**

 $T_A = 25^{\circ}$ C,  $V_S = +5V$ ,  $R_f = 2k\Omega$ ,  $R_L = 2k\Omega$  to  $V_S/2$ ;  $G = 2$ ; unless otherwise noted.



## **Electrical Characteristics at +5V Continued**

 $T_A = 25^{\circ}$ C,  $V_S = +5V$ ,  $R_f = 2k\Omega$ ,  $R_l = 2k\Omega$  to  $V_S/2$ ; G = 2; unless otherwise noted.



#### **Notes:**

1. R<sub>T</sub> = 1kD was used for optimal performance. (For G = 1, R<sub>F</sub> = 0)<br>Notes:<br>
1. R<sub>T</sub> = 1kD was used for optimal performance. (For G = 1, RF = 1, C + 1, G = 1, Particles of *Area Sheet City of Area Sheet City of Area City of Area Indian Street City of Area Indian Street Inc.*<br>The of a reflection of the interpretational factor of the individual in the city of the city of the city and may no foroducts) ment

## **CLC1005 Pin Configurations TSOT-5**



## **CLC1005 Pin Assignments**

#### **TSOT-5**



#### **SOIC-8**





# **CLC1015 Pin Configurations TSOT-6**



# **CLC1015 Pin Assignments**

#### **TSOT-6**



# **CLC2005 Pin Configuration SOIC-8 / MSOP-8**



## **CLC2005 Pin Assignments**

#### **SOIC-8 / MSOP-8**



The product of products) in this apple to the product of product of production in this **data sheet city for the manufactured**<br>and may no longer being manufactured<br>and manufactured in the manufactured and may no foroducts) ment

 $T_A = 25^{\circ}$ C,  $V_S = +5V$ ,  $R_L = 2k\Omega$  to  $V_S/2$ ,  $G = +2$ ,  $R_F = 2k\Omega$ ; unless otherwise noted.

Non-Inverting Frequency Response  $V_S = +5V$  Inverting Frequency Response  $V_S = +5V$ 



 $T_A = 25^{\circ}$ C, V<sub>S</sub> = +5V, R<sub>L</sub> = 2kΩ to V<sub>S</sub>/2, G = +2, R<sub>F</sub> = 2kΩ; unless otherwise noted.

Frequency Response vs. Temperature Input Voltage Noise vs Frequency



 $T_A = 25^{\circ}$ C,  $V_S = +5V$ ,  $R_L = 2k\Omega$  to  $V_S/2$ ,  $G = +2$ ,  $R_F = 2k\Omega$ ; unless otherwise noted.



 $T_A = 25^{\circ}$ C,  $V_S = +5V$ ,  $R_L = 2k\Omega$  to  $V_S/2$ ,  $G = +2$ ,  $R_F = 2k\Omega$ ; unless otherwise noted.



## **Application Information**

#### **General Description**

The CLC1005, CLC1015, and CLC2005 are single supply, general purpose, voltage-feedback amplifiers fabricated on a complementary bipolar process using a patented topography. They feature a rail-to-rail output stage and are unity gain stable. Both gain bandwidth and slew rate are insensitive to temperature.

The common mode input range extends to 300mV below ground and to 1.2V below Vs. Exceeding these values will not cause phase reversal. However, if the input voltage exceeds the rails by more than 0.5V, the input ESD devices will begin to conduct. The output will stay at the rail during this overdrive condition.

The design is short circuit protected and offers "soft" saturation protection that improves recovery time.

Figures 1, 2, and 3 illustrate typical circuit configurations for non-inverting, inverting, and unity gain topologies for dual supply applications. They show the recommended bypass capacitor values and overall closed loop gain equations. Figure 4 shows the typical non-inverting gain circuit for single supply applications.



Figure 1: Typical Non-Inverting Gain Circuit



Figure 2: Typical Inverting Gain Circuit



Figure 3: Unity Gain Circuit



Figure 4: Single Supply Non-Inverting Gain Circuit

At non-inverting gains other than  $G = +1$ , keep  $R_g$  below 1kΩ<br>to minimize peaking; thus for optimum response at a gain of to minimize peaking; thus for optimum response at a gain of +2, a feedback resistor of 1kΩ is recommended. Figure 5 illustrates the CLC1005, CLC1015 and CLC2005 frequency response with both 1kΩ and 2kΩ feedback resistors.



Figure 5: Frequency Response vs. Rf

#### **Overdrive Recovery**

For an amplifier, an overdrive condition occurs when the output and/or input ranges are exceeded. The recovery time varies based on whether the input or output is overdriven and by how much the ranges are exceeded. The CLC1005, CLC1015, and CLC2005 will typically recover in less than 20ns from an overdrive condition. Figure 6 shows the CLC2005 in an overdriven condition.



Figure 6: Overdrive Recovery

#### **Enable/Disable Function**

The CLC1015 offers an active-low disable pin that can be used to lower its supply current. Leave the pin floating to enable to part. Pull the disable pin to the negative supply (which is ground in a single supply application) to disable the output. During the disable condition, the nominal supply current will drop below 127μA and the output will be at a high impedance with about 2pF capacitance. **and May 19 and May 19 a** 

#### **Power Dissipation**

Power dissipation should not be a factor when operating under the stated 2kΩ load condition. However, applications with low impedance, DC coupled loads should be analyzed to ensure that maximum allowed junction temperature is not exceeded. Guidelines listed below can be used to verify that the particular application will not cause the device to operate beyond it's intended operating range.

Maximum power levels are set by the absolute maximum junction rating of 150°C. To calculate the junction

temperature, the package thermal resistance value Theta<sub>JA</sub>  $(\theta_{JA})$  is used along with the total die power dissipation.

$$
T_{\text{Junction}} = T_{\text{Ambient}} + (\theta_{\text{JA}} \times P_{\text{D}})
$$

Where T<sub>Ambient</sub> is the temperature of the working environment.

In order to determine  $P_D$ , the power dissipated in the load

needs to be subtracted from the total power delivered by the supplies.

$$
P_D = P_{\text{supply}} - P_{\text{load}}
$$

Supply power is calculated by the standard power equation.

$$
P_{\text{supply}} = V_{\text{supply}} \times I_{\text{RMSsupply}}
$$

$$
V_{\text{supply}} = V_{S+} - V_{S-}
$$

Power delivered to a purely resistive load is:

$$
P_{load} = ((V_{load})_{RMS^2})/Rload_{eff}
$$

The effective load resistor ( $R$ load<sub>eff</sub>) will need to include the effect of the feedback network. For instance,

 $R$ load<sub>eff</sub> in Figure 3 would be calculated as:

$$
R_L \parallel (R_f + R_g)
$$

These measurements are basic and are relatively easy to perform with standard lab equipment. For design purposes however, prior knowledge of actual signal levels and load impedance is needed to determine the dissipated power. Here,  $P_D$  can be found from

$$
P_D = P_{Quiescent} + P_{Dynamic} - P_{load}
$$

Quiescent power can be derived from the specified  $I_S$  values along with known supply voltage, V<sub>supply</sub>. Load power can be calculated as above with the desired signal amplitudes using:  $T_{\text{J}}$  or  $T_{\text{J}}$  (V<sub>load</sub>)<sub>RMS</sub> = V<sub>peak</sub> /  $\sqrt{2}$ <br>  $T_{\text{J}}$  (V<sub>load</sub>)<br>  $T_{\text{J}}$  (V<sub>lo</sub>

$$
V_{load}P_{RMS} = V_{peak} / \sqrt{2}
$$

$$
(J_{load})_{RMS} = (V_{load})_{RMS} / \text{Rload}_{eff}
$$

stage driving the load. This value can be calculated as:

$$
P_{Dynamic} = (V_{S+} - V_{load})_{RMS} \times (I_{load})_{RMS}
$$

Assuming the load is referenced in the middle of the power rails or  $V_{\text{subplv}}/2$ .

The CLC1015 is short circuit protected. However, this may not guarantee that the maximum junction temperature (+150°C) is not exceeded under all conditions. Figure 7 shows the maximum safe power dissipation in the package vs. the ambient temperature for the packages available.



#### **Driving Capacitive Loads**

Increased phase delay at the output due to capacitive loading can cause ringing, peaking in the frequency response, and possible unstable behavior. Use a series resistance, Rs, between the amplifier and the load to help improve stability and settling performance. Refer to Figure 8



Figure 8. Addition of  $R<sub>S</sub>$  for Driving Capacitive Loads

Table 1 provides the recommended  $R<sub>S</sub>$  for various capacitive loads. The recommended  $R<sub>S</sub>$  values result in approximately <1dB peaking in the frequency response.



Table 1: Recommended  $R_S$  vs.  $C_L$ 

For a given load capacitance, adjust  $R<sub>S</sub>$  to optimize the tradeoff between settling time and bandwidth. In general, reducing  $R<sub>S</sub>$  will increase bandwidth at the expense of additional overshoot and ringing.

#### **Layout Considerations**

General layout and supply bypassing play major roles in high frequency performance. Exar has evaluation boards to use as a guide for high frequency layout and as an aid in device testing and characterization. Follow the steps below as a basis for high frequency layout:

- Include  $6.8\mu$ F and  $0.1\mu$ F ceramic capacitors for power supply decoupling
- Place the 6.8µF capacitor within 0.75 inches of the power pin
- Place the 0.1µF capacitor within 0.1 inches of the power pin
- Remove the ground plane under and around the part, especially near the input and output pins to reduce parasitic capacitance
- Minimize all trace lengths to reduce series inductances

Refer to the evaluation board layouts below for more information.

#### **Evaluation Board Information**

The following evaluation boards are available to aid in the testing and layout of these devices:



# **Evaluation Board Schematics**

Evaluation board schematics and layouts are shown in Figures 9-18. These evaluation boards are built for dualsupply operation. Follow these steps to use the board in a single-supply application:

- 1. Short - $V_S$  to ground.
- 2. Use C3 and C4, if the  $-V<sub>S</sub>$  pin of the amplifier is not directly connected to the ground plane.





Figure 18. CEB010 Bottom View

## **Mechanical Dimensions**

#### **TSOT-6 Package**



#### **MSOP-8 Package**





Top View



Side View







## <span id="page-18-0"></span>**Ordering Information**



Moisture sensitivity level for all parts is MSL-1. Mini tape and reel quantity is 250.

## **Revision History**



#### For Further Assistance:

**Email:** [CustomerSupport@exar.com](mailto:customersupport%40exar.com?subject=) or [HPATechSupport@exar.com](mailto:HPATechSupport%40exar.com?subject=)

**Exar Technical Documentation:** <http://www.exar.com/techdoc/>

#### **Exar Corporation Headquarters and Sales Offices**

48760 Kato Road Tel.: +1 (510) 668-7000 Fremont, CA 94538 - USA Fax: +1 (510) 668-7001

#### **NOTICE**

EXAR Corporation reserves the right to make changes to the products contained in this publication in order to improve design, performance or reliability. EXAR Corporation assumes no responsibility for the use of any circuits described herein, conveys no license under any patent or other right, and makes no representation that the circuits are free of patent infringement. Charts and schedules contained here in are only for illustration purposes and may vary depending upon a user's specific application. While the information in this publication has been carefully checked; no responsibility, however, is assumed for inaccuracies.

EXAR Corporation does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications unless EXAR Corporation receives, in writing, assurances to its satisfaction that: (a) the risk of injury or damage has been minimized; (b) the user assumes all such risks; (c) potential liability of EXAR Corporation is adequately protected under the circumstances.

Reproduction, in part or whole, without the prior written consent of EXAR Corporation is prohibited.

