

8-CHANNEL T1/E1/J1 FRAMER/LIU COMBO - T1 REGISTER DESCRIPTION

JULY 2013 REV. 1.0.0

GENERAL DESCRIPTION

The XRT86VX38A is an eight-channel 1.544 Mbit/s or 2.048 Mbit/s DS1/E1/J1 framer and Long-haul/Short-hual LIU integrated solution featuring R³ technology (Relayless, Reconfigurable, Redundancy) and BITS Timing element. The physical interface is optimized with internal impedance, and with the patented pad structure, the XRT86VX38A provides protection from power failures and hot swapping.

The XRT86VX38A contains an integrated DS1/E1/J1 framer and LIU which provide DS1/E1/J1 framing and error accumulation in accordance with ANSI/ITU_T specifications. Each framer has its own framing synchronizer and transmit-receive slip buffers. The slip buffers can be independently enabled or disabled as required and can be configured to frame to the common DS1/E1/J1 signal formats.

Each Framer block contains its own Transmit and Receive T1/E1/J1 Framing function. There are 3 Transmit HDLC controllers per channel which encapsulate contents of the Transmit HDLC buffers into LAPD Message frames. There are 3 Receive HDLC controllers per channel which extract the payload content of Receive LAPD Message frames


from the incoming T1/E1/J1 data stream and write the contents into the Receive HDLC buffers. Each framer also contains a Transmit and Overhead Data Input port, which permits Data Link Terminal Equipment direct access to the outbound T1/E1/J1 frames. Likewise, a Receive Overhead output data port permits Data Link Terminal Equipment direct access to the Data Link bits of the inbound T1/E1/J1 frames.

XRT86VX38A

The XRT86VX38A fully meets all of the latest T1/E1/J1 specifications: ANSI T1/E1.107-1988, ANSI T1/E1.403-1995, ANSI T1/E1.231-1993, ANSI T1/E1.408-1990, AT&T TR 62411 (12-90) TR54016, and ITU G-703, G.704, G706 and G.733, AT&T Pub. 43801, and ETS 300 011, 300 233, JT G.703, JT G.704, JT G706, I.431. Extensive test and diagnostic functions include Loop-backs, Boundary scan, Pseudo Random bit sequence (PRBS) test pattern generation, Performance Monitor, Bit Error Rate (BER) meter, forced error insertion, and LAPD unchannelized data payload processing according to ITU-T standard Q.921.

APPLICATIONS AND FEATURES (NEXT PAGE)

FIGURE 1. XRT86VX38A EIGHT CHANNEL DS1 (T1/E1/J1) FRAMER/LIU COMBO



XRT86VX38A





REV. 1.0.0

APPLICATIONS

- High-Density T1/E1/J1 interfaces for Multiplexers, Switches, LAN Routers and Digital Modems
- SONET/SDH terminal or Add/Drop multiplexers (ADMs)
- T1/E1/J1 add/drop multiplexers (MUX)
- Channel Service Units (CSUs): T1/E1/J1 and Fractional T1/E1/J1
- BITS Timing
- Digital Access Cross-connect System (DACs)
- Digital Cross-connect Systems (DCS)
- Frame Relay Switches and Access Devices (FRADS)
- ISDN Primary Rate Interfaces (PRA)
- PBXs and PCM channel bank
- T3 channelized access concentrators and M13 MUX
- Wireless base stations
- ATM equipment with integrated DS1 interfaces
- Multichannel DS1 Test Equipment
- T1/E1/J1 Performance Monitoring
- Voice over packet gateways
- Routers

FEATURES

- Backwards compatible to the XRT86VX38
- TS timing) in F • Supports Section 13 - Synchronization Interface (BITS timing) in ITU G.703 for both Tx and Rx Paths
- Supports SSM Synchronous Messaging Generation (BOC for T1, National Bits for E1) on the Transmit Path
- Supports SSM Synchronous Messaging Extraction (BOC for T1, National Bits for E1) on the Receive Path
- Supports a Customized Section 13 Synchronization Interface in G703 at 1.544MHz
- BITS functionality (generation and extraction) can be enabled by channel or globally New Feature
- DS-0 Monitoring on both Transmit and Receive Time Slots
- Supports SSM Synchronization Messaging per ANSI T1.101-1999 and ITU G.704
- Independent, full duplex DS1 Tx and Rx Framer/LIUs
- Each channel has full featured Long-haul/Short-haul LIU
- Two 512-bit (two-frame) elastic store, PCM frame slip buffers (FIFO) on TX and Rx provide up to 8.192 MHz asynchronous back plane connections with jitter and wander attenuation
- Supports input PCM and signaling data at 1.544, 2.048, 4.096 and 8.192 Mbits. Also supports 2-channel multiplexed 12.352/16.384 (HMVIP/H.100) Mbit/s on the back plane bus
- Programmable output clocks for Fractional T1/E1/J1
- Supports Channel Associated Signaling (CAS) and Common Channel Signaling (CCS)
- Supports ISDN Primary Rate Interface (ISDN PRI) signaling
- Extracts and inserts robbed bit signaling (RBS)



REV. 1.0.0 8-CHANNEL T1/E1/J1 FRAMER/LIU COMBO - T1 REGISTER DESCRIPTION 8-CHANNEL T1/E1/J1 FRAMER/

- 3 Integrated HDLC controllers for Tx and Rx, each controller having two 96-byte buffers (buffer 0 / buffer 1)
- 3 Full SS7 Controllers per channel that implement hardware based transmission and reception of FISUs, LSSUs and MSUs to ease the software implementation of SS7 signaling.- New Feature
- Timeslot assignable HDLC
- V5.1 or V5.2 Interface
- Automatic Performance Report Generation (PMON Status) can be inserted into the transmit LAPD interface every 1 second or for a single transmission
- Supports SPRM and NPRM
- Alarm Indication Signal with Customer Installation signature (AIS-CI) <u>Hardware enhancement</u>
- Remote Alarm Indication with Customer Installation (RAI-CI) <u>Hardware enhancement</u>
- Simultaneous RAI-CI and AIS-CI monitoring New Feature
- Gapped Clock interface mode for Transmit and Receive.
- Supports RxCLK clock squelch upon LOS New Feature
- Intel/Motorola and Power PC interfaces for configuration, control and status monitoring
- Parallel search algorithm for fast frame synchronization
- Wide choice of T1 framing structures: SF/D4, ESF, SLC®96, T1DM and N-Frame (non-signaling)
- Direct access to D and E channels for fast transmission of data link information
- Full BERT (supports TR-25) Controller for generation and detection on system and line side of the chip PRBS, QRSS, and Network _

 Seven Independent, simultaneous Loop Code Doc.

 Programmable Interrupt output pin

 Supports programmed I/O and DMA modes of Read-Write access

 Detects and forces Red (SAI), Yellow (RAI) and Blue (AIS) Alarms

 Patects OOF, LOF, LOS errors and COFA conditions

 "IRI and Line remote (LB)

- Boundary scan (IEEE 1149.1) JTAG test port
- Accepts external 8kHz Sync reference
- 3.3V CMOS operation with 5V tolerant inputs, 1.8V Inner Core
- Offered in 256-pin fpBGA and 329-pin fpBGA packages with -40°C to +85°C operation

ORDERING INFORMATION

PART NUMBER	PACKAGE	OPERATING TEMPERATURE RANGE
XRT86VX38AIB256	256 Pin Fine Pitch Ball Grid Array	-40°C to +85°C
XRT86VX38AIB329	329 Pin Fine Pitch Ball Grid Array	-40°C to +85°C



LIST OF TABLES

Table 1:: Register Summary		4
Table 2:: Clock Select Register(CSR)	Hex Address: 0xN100	11
Table 3:: Line Interface Control Register (LICR)	Hex Address: 0xN101	13
Table 4:: General Purpose Input/Output 0 Control Register(GPIOCR0)	Hex Address: 0x0102	15
Table 5:: General Purpose Input/Output 1 Control Register(GPIOCR1)	Hex Address: 0x4102	
Table 6:: Framing Select Register (FSR)	Hex Address: 0xN107	
Table 7:: Alarm Generation Register (AGR)	Hex Address: 0xN108	
Table 8:: yellow alarm duration and format when one second rule is not enfo		
Table 9:: yellow alarm format when one second rule is enforced		
Table 10:: Synchronization MUX Register (SMR)	Hex Address: 0xN109	
Table 11:: Transmit Signaling and Data Link Select Register (TSDLSR)	Hex Address:0xN10A	
Table 12:: Framing Control Register (FCR)	Hex Address: 0xN10B	
Table 13:: Receive Signaling & Data Link Select Register (RSDLSR)	Hex Address: 0xN10C	
Table 14:: Receive Signaling Change Register 0 (RSCR 0)	Hex Address: 0xN10D	
Table 15:: Receive Signaling Change Register 1(RSCR 1)	Hex Address: 0xN10E	
	Hex Address: 0xN10F	
Table 16:: Receive Signaling Change Register 2 (RSCR 2)		
Table 17:: Receive In Frame Register (RIFR)	Hex Address: 0xN112	
Table 18:: Data Link Control Register (DLCR1)	Hex Address: 0xN113	
Table 19:: Transmit Data Link Byte Count Register (TDLBCR1)	Hex Address: 0xN114	
Table 20:: Receive Data Link Byte Count Register (RDLBCR1)	Hex Address: 0xN115	
Table 21:: Slip Buffer Control Register (SBCR)	Hex Address: 0xN116	
Table 22:: FIFO Latency Register (FFOLR)	Hex Address: 0xN117	
Table 23:: DMA 0 (Write) Configuration Register (D0WCR)	Hex Address: 0xN118	
Table 24:: DMA 1 (Read) Configuration Register (D1RCR)	Hex Address: 0xN119	
Table 25:: Interrupt Control Register (ICR)	Hex Address: 0xN11A	
Table 26:: LAPD Select Register (LAPDSR)	Hex Address: 0xN11B	
Table 27:: Customer Installation Alarm Generation Register (CIAGR)	Hex Address: 0xN11C	43
Table 28:: Performance Report Control Register (PRCR)	Hex Address: 0xN11D	44
Table 29:: Gapped Clock Control Register (GCCR)	Hex Address: 0xN11E	45
Table 30:: Transmit Interface Control Register (TICR)	Hex Address:0xN120	46
Table 31:: Transmit Interface Speed When Multiplexed Mode is Disabled (T	TXMUXEN = 0)	48
Table 32:: Transmit Interface Speed when Multiplexed Mode is Enabled (Tx	MUXEN = 1)	49
Table 33:: BERT Control & Status Register (BERTCSR0)	Hex Address: 0xN121	
Table 34:: Receive Interface Control Register (RICR)	Hex Address: 0xN122	
Table 35:: Receive Interface Speed When Multiplexed Mode is Disabled (T)		
Table 36:: Receive Interface Speed when Multiplexed Mode is Enabled (Tx		
Table 37:: BERT Control & Status Register (BERTCSR1)	Hex Address: 0xN123	
Table 38:: Loopback Code Control Register - Code 0 (LCCR0)	Hex Address: 0xN124	
Table 39:: Transmit Loopback Coder Register (TLCR)	Hex Address: 0xN125	
Table 40:: Receive Loopback Activation Code Register - Code 0 (RLACR0)		
Table 41:: Receive Loopback Activation Code Register - Code 0 (RLDCF		
	ex Address: 0xN128	
	Hex Address: 0xN129	
Table 43:: Defect Detection Enable Register (DDER)		
Table 44:: Loopback Code Control Register - Code 1 (LCCR1)	Hex Address: 0xN12A	
Table 45:: Receive Loopback Activation Code Register - Code 1 (RLACR1)		
Table 46:: Receive Loopback Deactivation Code Register - Code 1 (RLDCF		
Table 47:: Loopback Code Control Register - Code 2 (LCCR2)	Hex Address: 0xN12D	
Table 48:: Receive Loopback Activation Code Register - Code 2 (RLACR2)		
Table 49:: Receive Loopback Deactivation Code Register - Code 2 (RLDCF		
,	x Address: 0xN138 - 0xN13A	
, , ,	Hex Address: 0xN140	66
, ,	N141	66
Table 53:: Transmit SPRM and NPRM Control Register (TSPRMCR)	Hex Address: 0xN142	66
Table 54:: Data Link Control Register (DLCR2)	Hex Address: 0xN143	68
Table 55:: Transmit Data Link Byte Count Register (TDLBCR2)	Hex Address: 0xN144	70
Table 56:: Receive Data Link Byte Count Register (RDLBCR2)	Hex Address: 0xN145	71
Table 57:: Loopback Code Control Register - Code 3 (LCCR3)	Hex Address: 0xN146	72
Table 58:: Receive Loopback Activation Code Register - Code 3 (RLACR3)		

8-CHANNEL T1/E1/J1 FRAMER/LIU COMBO - T1 REGISTER DESCRIPTION

Table 59:: Receive Loopback Deactivation Code Register - Code 3 (RLDe	CR3) Hex Address: 0xN14873
Table 60:: Loopback Code Control Register - Code 4 (LCCR4)	Hex Address: 0xN14974
Table 61:: Receive Loopback Activation Code Register - Code 4 (RLACR	
Table 62:: Receive Loopback Deactivation Code Register - Code 4 (RLD	•
Table 63:: Loopback Code Control Register - Code 5 (LCCR5)	Hex Address: 0xN14C76
Table 64:: Receive Loopback Activation Code Register - Code 5 (RLACR	
Table 65:: Receive Loopback Deactivation Code Register - Code 5 (RLD)	,
Table 66:: Loopback Code Control Register - Code 6 (LCCR6)	Hex Address: 0xN14F78
Table 67:: Receive Loopback Activation Code Register - Code 6 (RLACR	
Table 68:: Receive Loopback Deactivation Code Register - Code 6 (RLD)	
Table 69:: Transmit SS7 Minimum Flag Count Register (TSS7MFCR)	Hex Address: 0xN15279
Table 70:: Data Link Control Register (DLCR3)	Hex Address: 0xN153 80
Table 71:: Transmit Data Link Byte Count Register (TDLBCR3)	Hex Address: 0xN154 82
Table 72:: Receive Data Link Byte Count Register (RDLBCR3)	Hex Address: 0xN155 83
Table 73:: Loopback Code Control Register - Code 7 (LCCR7)	Hex Address: 0xN156 84
Table 74:: Receive Loopback Activation Code Register - Code 7 (RLACR	
Table 75:: Receive Loopback Deactivation Code Register - Code 7 (RLD	CR7) Hex Address: 0xN15885
Table 76:: Transmit SS7 Control Registers 0 (TSS7CR0) Hex Address: 0.	xN159 to 0xN15B86
Table 77:: Transmit SS7 Control Registers 1 (TSS7CR1) Hex Address: 0.	
Table 78:: BERT Control Register (BCR)	Hex Address: 0xN16387
Table 79:: T1 SSM Messages	88
Table 80:: SSM BOC Control Register (BOCCR 0xN170h)	89
Table 81:: SSM Receive FDL Register (RFDLR 0xN171h)	90
Table 82:: SSM Receive FDL Match 1 Register (RFDLMR1 0xN172h)	01
Table 83:: SSM Receive FDL Match 2 Register (RFDLMR2 0xN173h)	91
Table 84:: SSM Receive FDL Match 3 Register (RFDLMR3 0xN174h)	91
Table 85:: SSM Transmit FDL Register (TFDLR 0xN175h)	
Table 86:: SSM Transmit Byte Count Register (TBCR 0xN176h)	
Table 87:: Transmit SS7 FSN Registers (TSS7FSNR) Hex Address: 0xN	
Table 88:: Transmit SS7 BSN Registers (TSS7BSNR) Hex Address: 0xN	
Table 89:: Receive DS-0 Monitor Registers (RDS0MR)	Hex Address
0xN15F to 0xN16F (not including 0xN163) and 0xN1C0 to 0xN1	<u>D0</u>
0xN15F to 0xN16F (not including 0xN163) and 0xN1C0 to 0xN1 Table 90:: Transmit DS-0 Monitor Registers (TDS0MR) Hex Address: 0	D0
0xN15F to 0xN16F (not including 0xN163) and 0xN1C0 to 0xN1 Table 90:: Transmit DS-0 Monitor Registers (TDS0MR) Hex Address: 0xN1F0 Table 91:: Transmit SS7 LI Registers (TSS7LIR) Hex Address: 0xN1F0	D0
0xN15F to 0xN16F (not including 0xN163) and 0xN1C0 to 0xN1 Table 90:: Transmit DS-0 Monitor Registers (TDS0MR) Hex Address: 0	D0
0xN15F to 0xN16F (not including 0xN163) and 0xN1C0 to 0xN1 Table 90:: Transmit DS-0 Monitor Registers (TDS0MR) Hex Address: 0xN1F0 Table 91:: Transmit SS7 LI Registers (TSS7LIR) Hex Address: 0xN1F0 Table 92:: Transmit SS7 LSSU SF0 Registers (TSS7LSSUSF0R) Hex	D0 93 DxN1D0 to 0xN1EF 94 0 to 0xN1F2 94 Address: 0xN1F3 to 0xN1F5 94
OxN15F to 0xN16F (not including 0xN163) and 0xN1C0 to 0xN1 Table 90:: Transmit DS-0 Monitor Registers (TDS0MR) Hex Address: 0 Table 91:: Transmit SS7 LI Registers (TSS7LIR) Hex Address: 0xN1F0 Table 92:: Transmit SS7 LSSU SF0 Registers (TSS7LSSUSF0R) Hex Table 93:: Receive SS7 RxS0T Delay Count Register (RSS7RXS0TDC)	D0 93 DxN1D0 to 0xN1EF 94 0 to 0xN1F2 94 Address: 0xN1F3 to 0xN1F5 94 R) Hex Address: 0xN1F6 94
OxN15F to 0xN16F (not including 0xN163) and 0xN1C0 to 0xN1Table 90:: Transmit DS-0 Monitor Registers (TDS0MR) Hex Address: 0xN1F0 Table 91:: Transmit SS7 LI Registers (TSS7LIR) Hex Address: 0xN1F0 Table 92:: Transmit SS7 LSSU SF0 Registers (TSS7LSSUSF0R) Hex Table 93:: Receive SS7 RxS0T Delay Count Register (RSS7RXS0TDC) Table 94:: Transmit Alarm Test Register (TATR) Hex Address: 0xl	D0 93 DxN1D0 to 0xN1EF 94 0 to 0xN1F2 94 Address: 0xN1F3 to 0xN1F5 94 R) Hex Address: 0xN1F6 94
OxN15F to 0xN16F (not including 0xN163) and 0xN1C0 to 0xN1Table 90:: Transmit DS-0 Monitor Registers (TDS0MR) Hex Address: 0xN1F0 Table 91:: Transmit SS7 LI Registers (TSS7LIR) Hex Address: 0xN1F0 Table 92:: Transmit SS7 LSSU SF0 Registers (TSS7LSSUSF0R) Hex Table 93:: Receive SS7 RxSOT Delay Count Register (RSS7RXSOTDC) Table 94:: Transmit Alarm Test Register (TATR) Hex Address: 0xl Table 95:: Device ID Register (DEVID)	D0 93 DxN1D0 to 0xN1EF 94 D to 0xN1F2 94 Address: 0xN1F3 to 0xN1F5 94 R) Hex Address: 0xN1F6 94 N1FB 95 Hex Address: 0x01FE 95
OxN15F to 0xN16F (not including 0xN163) and 0xN1C0 to 0xN1Table 90:: Transmit DS-0 Monitor Registers (TDS0MR) Hex Address: 0xN1F0 Hex Address: 0xN1F0 Hex Address: 0xN1F0 Hex Properties (TSS7LSSUSF0R) Hex Table 92:: Transmit SS7 LSSU SF0 Registers (TSS7LSSUSF0R) Hex Table 93:: Receive SS7 RxSOT Delay Count Register (RSS7RXSOTDC) Table 94:: Transmit Alarm Test Register (TATR) Hex Address: 0xl Table 95:: Device ID Register (DEVID) Table 96:: Revision ID Register (REVID)	D0 93 DxN1D0 to 0xN1EF 94 D to 0xN1F2 94 Address: 0xN1F3 to 0xN1F5 94 R) Hex Address: 0xN1F6 94 N1FB 95 Hex Address: 0x01FE 95 Hex Address: 0x01FF 95
OxN15F to 0xN16F (not including 0xN163) and 0xN1C0 to 0xN1 Table 90:: Transmit DS-0 Monitor Registers (TDS0MR) Hex Address: 0xN1F0 Table 91:: Transmit SS7 LI Registers (TSS7LIR) Hex Address: 0xN1F0 Table 92:: Transmit SS7 LSSU SF0 Registers (TSS7LSSUSF0R) Hex Table 93:: Receive SS7 RxS0T Delay Count Register (RSS7RXS0TDC) Table 94:: Transmit Alarm Test Register (TATR) Hex Address: 0xl Table 95:: Device ID Register (DEVID) Table 96:: Revision ID Register (REVID) Table 97:: Transmit Channel Control Register 0-23 (TCCR 0-23)	D0 93 DxN1D0 to 0xN1EF 94 D to 0xN1F2 94 Address: 0xN1F3 to 0xN1F5 94 R) Hex Address: 0xN1F6 94 N1FB 95 Hex Address: 0x01FE 95 Hex Address: 0x01FF 95 ex Address: 0xN300 to 0xN317 96
OxN15F to 0xN16F (not including 0xN163) and 0xN1C0 to 0xN1 Table 90:: Transmit DS-0 Monitor Registers (TDS0MR) Hex Address: 0xN1F0 Table 91:: Transmit SS7 LI Registers (TSS7LIR) Hex Address: 0xN1F0 Table 92:: Transmit SS7 LSSU SF0 Registers (TSS7LSSUSF0R) Hex Table 93:: Receive SS7 RxS0T Delay Count Register (RSS7RXS0TDC) Table 94:: Transmit Alarm Test Register (TATR) Hex Address: 0xl Table 95:: Device ID Register (DEVID) Table 96:: Revision ID Register (REVID) Table 97:: Transmit Channel Control Register 0-23 (TCCR 0-23) Table 98:: Transmit User Code Register 0-23 (TUCR 0-23)	D0 93 DxN1D0 to 0xN1EF 94 D to 0xN1F2 94 Address: 0xN1F3 to 0xN1F5 94 R) Hex Address: 0xN1F6 94 N1FB 95 Hex Address: 0x01FE 95 Hex Address: 0x01FF 95 ex Address: 0xN300 to 0xN317 96 Hex Address: 0xN320 to 0xN337 98
OxN15F to 0xN16F (not including 0xN163) and 0xN1C0 to 0xN1 Table 90:: Transmit DS-0 Monitor Registers (TDS0MR) Hex Address: 0 Table 91:: Transmit SS7 LI Registers (TSS7LIR) Hex Address: 0xN1F0 Table 92:: Transmit SS7 LSSU SF0 Registers (TSS7LSSUSF0R) Hex Table 93:: Receive SS7 RxS0T Delay Count Register (RSS7RXS0TDC) Table 94:: Transmit Alarm Test Register (TATR) Hex Address: 0xl Table 95:: Device ID Register (DEVID) Table 96:: Revision ID Register (REVID) Table 97:: Transmit Channel Control Register 0-23 (TCCR 0-23) Table 99:: Transmit User Code Register 0-23 (TSCR 0-23) Table 99:: Transmit Signaling Control Register 0-23 (TSCR 0-23)	D0 93 DxN1D0 to 0xN1EF 94 D to 0xN1F2 94 Address: 0xN1F3 to 0xN1F5 94 R) Hex Address: 0xN1F6 95 Hex Address: 0x01FE 95 Hex Address: 0x01FF 95 ex Address: 0xN300 to 0xN317 96 Hex Address: 0xN320 to 0xN337 98 x Address: 0xN340 to 0xN357 99
OxN15F to 0xN16F (not including 0xN163) and 0xN1C0 to 0xN1 Table 90:: Transmit DS-0 Monitor Registers (TDS0MR) Hex Address: 0 Table 91:: Transmit SS7 LI Registers (TSS7LIR) Hex Address: 0xN1F0 Table 92:: Transmit SS7 LSSU SF0 Registers (TSS7LSSUSF0R) Hex Table 93:: Receive SS7 RxS0T Delay Count Register (RSS7RXS0TDC) Table 94:: Transmit Alarm Test Register (TATR) Hex Address: 0xl Table 95:: Device ID Register (DEVID) Table 96:: Revision ID Register (REVID) Table 97:: Transmit Channel Control Register 0-23 (TCCR 0-23) Table 99:: Transmit User Code Register 0-23 (TSCR 0-23) Table 99:: Transmit Signaling Control Register 0-23 (RCCR 0-23)	D0 93 DxN1D0 to 0xN1EF 94 D to 0xN1F2 94 Address: 0xN1F3 to 0xN1F5 94 R) Hex Address: 0xN1F6 95 Hex Address: 0x01FE 95 Hex Address: 0x01FF 95 ex Address: 0xN300 to 0xN317 96 Hex Address: 0xN320 to 0xN337 98 x Address: 0xN340 to 0xN357 99 Hex Address: 0xN360 to 0xN377 101
OxN15F to 0xN16F (not including 0xN163) and 0xN1C0 to 0xN1 Table 90:: Transmit DS-0 Monitor Registers (TDS0MR) Hex Address: 0 Table 91:: Transmit SS7 LI Registers (TSS7LIR) Hex Address: 0xN1F0 Table 92:: Transmit SS7 LSSU SF0 Registers (TSS7LSSUSF0R) Hex Table 93:: Receive SS7 RxSOT Delay Count Register (RSS7RXSOTDC) Table 94:: Transmit Alarm Test Register (TATR) Hex Address: 0xl Table 95:: Device ID Register (DEVID) Table 96:: Revision ID Register (REVID) Table 97:: Transmit Channel Control Register 0-23 (TCCR 0-23) Table 98:: Transmit User Code Register 0-23 (TUCR 0-23) Table 100:: Receive Channel Control Register 0-23 (RCCR 0-23) Table 101:: Receive User Code Register 0-23 (RUCR 0-23)	D0 93 DxN1D0 to 0xN1EF 94 D to 0xN1F2 94 Address: 0xN1F3 to 0xN1F5 94 R) Hex Address: 0xN1F6 95 Hex Address: 0x01FE 95 Hex Address: 0x01FF 95 ex Address: 0xN300 to 0xN317 96 Hex Address: 0xN320 to 0xN337 98 Address: 0xN340 to 0xN357 99 Hex Address: 0xN360 to 0xN377 101 Hex Address: 0xN360 to 0xN397 103
OxN15F to 0xN16F (not including 0xN163) and 0xN1C0 to 0xN1 Table 90:: Transmit DS-0 Monitor Registers (TDS0MR) Hex Address: 0 Table 91:: Transmit SS7 LI Registers (TSS7LIR) Hex Address: 0xN1F0 Table 92:: Transmit SS7 LSSU SF0 Registers (TSS7LSSUSF0R) Hex Table 93:: Receive SS7 RxSOT Delay Count Register (RSS7RXSOTDC) Table 94:: Transmit Alarm Test Register (TATR) Hex Address: 0xl Table 95:: Device ID Register (DEVID) Table 96:: Revision ID Register (REVID) Table 97:: Transmit Channel Control Register 0-23 (TCCR 0-23) Table 98:: Transmit User Code Register 0-23 (TUCR 0-23) Table 100:: Receive Channel Control Register 0-23 (RCCR 0-23) Table 101:: Receive User Code Register 0-23 (RUCR 0-23) Table 102:: Receive Signaling Control Register 0-23 (RSCR 0-23)	D0 93 DxN1D0 to 0xN1EF 94 D to 0xN1F2 94 Address: 0xN1F3 to 0xN1F5 94 R) Hex Address: 0xN1F6 95 Hex Address: 0x01FE 95 Hex Address: 0x01FF 95 ex Address: 0xN300 to 0xN317 96 Hex Address: 0xN320 to 0xN337 98 Address: 0xN340 to 0xN357 99 Hex Address: 0xN360 to 0xN377 101 Hex Address: 0xN380 to 0xN397 103 Hex Address: 0xN3A0 to 0xN3B7 104
OxN15F to 0xN16F (not including 0xN163) and 0xN1C0 to 0xN1 Table 90:: Transmit DS-0 Monitor Registers (TDS0MR) Hex Address: 0 Table 91:: Transmit SS7 LI Registers (TSS7LIR) Hex Address: 0xN1F0 Table 92:: Transmit SS7 LSSU SF0 Registers (TSS7LSSUSF0R) Hex Table 93:: Receive SS7 RxSOT Delay Count Register (RSS7RXSOTDC) Table 94:: Transmit Alarm Test Register (TATR) Hex Address: 0xl Table 95:: Device ID Register (DEVID) Table 96:: Revision ID Register (REVID) Table 97:: Transmit Channel Control Register 0-23 (TCCR 0-23) Table 98:: Transmit User Code Register 0-23 (TUCR 0-23) Table 100:: Receive Channel Control Register 0-23 (RCCR 0-23) Table 101:: Receive User Code Register 0-23 (RUCR 0-23) Table 102:: Receive Signaling Control Register 0-23 (RSCR 0-23) Table 103:: Receive Substitution Signaling Register 0-23 (RSSR 0-23)	D0 93 DxN1D0 to 0xN1EF 94 D to 0xN1F2 94 Address: 0xN1F3 to 0xN1F5 94 R) Hex Address: 0xN1F6 95 Hex Address: 0x01FE 95 Hex Address: 0x01FF 95 ex Address: 0xN300 to 0xN317 96 Hex Address: 0xN320 to 0xN337 98 Address: 0xN340 to 0xN357 99 Hex Address: 0xN360 to 0xN377 101 Hex Address: 0xN380 to 0xN397 103 Hex Address: 0xN3A0 to 0xN3B7 104 Hex Address: 0xN3C0 to 0xN3D7 106
OxN15F to 0xN16F (not including 0xN163) and 0xN1C0 to 0xN1 Table 90:: Transmit DS-0 Monitor Registers (TDS0MR) Hex Address: 0 Table 91:: Transmit SS7 LI Registers (TSS7LIR) Hex Address: 0xN1F0 Table 92:: Transmit SS7 LSSU SF0 Registers (TSS7LSSUSF0R) Hex Table 93:: Receive SS7 RxSOT Delay Count Register (RSS7RXSOTDC) Table 94:: Transmit Alarm Test Register (TATR) Hex Address: 0xl Table 95:: Device ID Register (DEVID) Table 96:: Revision ID Register (REVID) Table 97:: Transmit Channel Control Register 0-23 (TCCR 0-23) Table 98:: Transmit User Code Register 0-23 (TUCR 0-23) Table 100:: Receive Channel Control Register 0-23 (RCCR 0-23) Table 101:: Receive User Code Register 0-23 (RUCR 0-23) Table 102:: Receive Signaling Control Register 0-23 (RSCR 0-23) Table 103:: Receive Substitution Signaling Register 0-23 (RSSR 0-23) Table 104:: Receive Signaling Array Register 0 to 23 (RSSR 0-23)	DO 93 DxN1D0 to 0xN1EF 94 D to 0xN1F2 94 Address: 0xN1F3 to 0xN1F5 94 R) Hex Address: 0xN1F6 94 N1FB 95 Hex Address: 0x01FE 95 Hex Address: 0x01FF 95 ex Address: 0xN300 to 0xN317 96 Hex Address: 0xN320 to 0xN337 98 Address: 0xN340 to 0xN357 99 Hex Address: 0xN360 to 0xN377 101 Hex Address: 0xN360 to 0xN377 103 Hex Address: 0xN3A0 to 0xN3B7 103 Hex Address: 0xN3A0 to 0xN3B7 104 Hex Address: 0xN3C0 to 0xN3D7 106 Hex Address: 0xN3C0 to 0xN3D7 106 Hex Address: 0xN500 to 0xN517 107
OxN15F to 0xN16F (not including 0xN163) and 0xN1C0 to 0xN1 Table 90:: Transmit DS-0 Monitor Registers (TDS0MR) Hex Address: 0 Table 91:: Transmit SS7 LI Registers (TSS7LIR) Hex Address: 0xN1F0 Table 92:: Transmit SS7 LSSU SF0 Registers (TSS7LSSUSF0R) Hex Table 93:: Receive SS7 RxS0T Delay Count Register (RSS7RXS0TDCI Table 94:: Transmit Alarm Test Register (TATR) Hex Address: 0xl Table 95:: Device ID Register (DEVID) Table 96:: Revision ID Register (REVID) Table 97:: Transmit Channel Control Register 0-23 (TCCR 0-23) Table 98:: Transmit User Code Register 0-23 (TUCR 0-23) Table 99:: Transmit Signaling Control Register 0-23 (RCCR 0-23) Table 100:: Receive Channel Control Register 0-23 (RCCR 0-23) Table 101:: Receive User Code Register 0-23 (RUCR 0-23) Table 102:: Receive Signaling Control Register 0-23 (RSCR 0-23) Table 103:: Receive Signaling Control Register 0-23 (RSCR 0-23) Table 104:: Receive Signaling Array Register 0 to 23 (RSAR 0-23) Table 105:: LAPD Buffer 0 Control Register (LAPDBCR0)	DO 93 DxN1D0 to 0xN1EF 94 D to 0xN1F2 94 Address: 0xN1F3 to 0xN1F5 94 R) Hex Address: 0xN1F6 94 N1FB 95 Hex Address: 0x01FE 95 Hex Address: 0xN3FF 95 ex Address: 0xN300 to 0xN317 96 Hex Address: 0xN320 to 0xN337 98 x Address: 0xN340 to 0xN357 99 Hex Address: 0xN360 to 0xN397 101 Hex Address: 0xN3A0 to 0xN3B7 104 Hex Address: 0xN3C0 to 0xN3D7 106 Hex Address: 0xN500 to 0xN517 107 Hex Address: 0xN600 108
OxN15F to 0xN16F (not including 0xN163) and 0xN1C0 to 0xN1 Table 90:: Transmit DS-0 Monitor Registers (TDS0MR) Hex Address: 0xN1F0 Table 91:: Transmit SS7 LI Registers (TSS7LIR) Hex Address: 0xN1F0 Table 92:: Transmit SS7 LSSU SF0 Registers (TSS7LSSUSF0R) Hex Table 93:: Receive SS7 RxS0T Delay Count Register (RSS7RXS0TDC) Table 94:: Transmit Alarm Test Register (TATR) Hex Address: 0xl Table 95:: Device ID Register (DEVID) Table 96:: Revision ID Register (REVID) Table 97:: Transmit Channel Control Register 0-23 (TCCR 0-23) Table 98:: Transmit User Code Register 0-23 (TUCR 0-23) Table 100:: Receive Channel Control Register 0-23 (RCCR 0-23) Table 101:: Receive User Code Register 0-23 (RUCR 0-23) Table 102:: Receive Signaling Control Register 0-23 (RSCR 0-23) Table 103:: Receive Signaling Control Register 0-23 (RSCR 0-23) Table 104:: Receive Signaling Array Register 0 to 23 (RSAR 0-23) Table 105:: LAPD Buffer 0 Control Register (LAPDBCR0) Table 106:: LAPD Buffer 1 Control Register (LAPDBCR1)	DO 93 DXN1D0 to 0xN1EF 94 D to 0xN1F2 94 Address: 0xN1F3 to 0xN1F5 94 R) Hex Address: 0xN1F6 94 N1FB 95 Hex Address: 0x01FE 95 Hex Address: 0xN3FF 95 ex Address: 0xN300 to 0xN317 96 Hex Address: 0xN320 to 0xN337 98 Address: 0xN340 to 0xN357 99 Hex Address: 0xN360 to 0xN377 101 Hex Address: 0xN3A0 to 0xN3B7 104 Hex Address: 0xN3C0 to 0xN3D7 106 Hex Address: 0xN500 to 0xN517 107 Hex Address: 0xN600 108 Hex Address: 0xN700 108
OxN15F to 0xN16F (not including 0xN163) and 0xN1C0 to 0xN1Table 90:: Transmit DS-0 Monitor Registers (TDS0MR) Hex Address: 0xN1F0 Hex Print SS7 LI Registers (TSS7LIR) Hex Address: 0xN1F0 Hex Print SS7 LI Registers (TSS7LIR) Hex Address: 0xN1F0 Hex Print SS7 LI Registers (TSS7LIR) Hex Address: 0xN1F0 Hex Print SS7 LI Register (TSS7LIR) Hex Address: 0xN1F0 Hex Print SS7 Receive SS7 RxS0T Delay Count Register (RSS7RXS0TDC) Hex Print Prin	DO 93 DXN1D0 to 0xN1EF 94 O to 0xN1F2 94 Address: 0xN1F3 to 0xN1F5 94 R) Hex Address: 0xN1F6 94 N1FB 95 Hex Address: 0x01FE 95 Hex Address: 0x01FF 95 Hex Address: 0xN300 to 0xN317 96 Hex Address: 0xN320 to 0xN337 98 Address: 0xN340 to 0xN357 99 Hex Address: 0xN360 to 0xN377 101 Hex Address: 0xN380 to 0xN387 104 Hex Address: 0xN3C0 to 0xN3D7 106 Hex Address: 0xN500 to 0xN517 107 Hex Address: 0xN600 108 Hex Address: 0xN700 108 Hex Address: 0xN900 109
OxN15F to 0xN16F (not including 0xN163) and 0xN1C0 to 0xN1Table 90:: Transmit DS-0 Monitor Registers (TDS0MR) Hex Address: 0xN1F0 Hex Address: 0xN1F0 Hex Print SS7 LI Registers (TSS7LIR) Hex Address: 0xN1F0 Hex Print SS7 LI Registers (TSS7LIR) Hex Address: 0xN1F0 Hex Print SS7 LI Registers (TSS7LIR) Hex Address: 0xN1F0 Hex Print SS7 LI Register (TSS7LIR) Hex Address: 0xN1F0 Hex Print Pri	DO 93 DXN1D0 to 0xN1EF 94 O to 0xN1F2 94 Address: 0xN1F3 to 0xN1F5 94 R) Hex Address: 0xN1F6 94 N1FB 95 Hex Address: 0x01FE 95 Hex Address: 0xN3FF 95 ex Address: 0xN300 to 0xN317 96 Hex Address: 0xN320 to 0xN337 98 Address: 0xN340 to 0xN357 99 Hex Address: 0xN360 to 0xN377 101 Hex Address: 0xN380 to 0xN397 103 Hex Address: 0xN3C0 to 0xN3D7 106 Hex Address: 0xN600 108 Hex Address: 0xN700 108 Hex Address: 0xN900 109 Hex Address: 0xN901 109
OxN15F to 0xN16F (not including 0xN163) and 0xN1C0 to 0xN1Table 90:: Transmit DS-0 Monitor Registers (TDS0MR) Hex Address: 0xN1F0 Hex Print SS7 LI Registers (TSS7LIR) Hex Address: 0xN1F0 Hex Print SS7 LI Registers (TSS7LIR) Hex Address: 0xN1F0 Hex Print SS7 LI Registers (TSS7LIR) Hex Address: 0xN1F0 Hex Print SS7 LI Register (TSS7LIR) Hex Address: 0xN1F0 Hex Print SS7 Receive SS7 RxS0T Delay Count Register (RSS7RXS0TDC) Hex Print Prin	DO 93 DXN1D0 to 0xN1EF 94 O to 0xN1F2 94 Address: 0xN1F3 to 0xN1F5 94 R) Hex Address: 0xN1F6 94 N1FB 95 Hex Address: 0x01FE 95 Hex Address: 0xN300 to 0xN317 96 Hex Address: 0xN320 to 0xN337 98 Address: 0xN340 to 0xN357 99 Hex Address: 0xN360 to 0xN377 101 Hex Address: 0xN380 to 0xN397 103 Hex Address: 0xN3C0 to 0xN3D7 106 Hex Address: 0xN500 to 0xN517 107 Hex Address: 0xN600 108 Hex Address: 0xN700 108 Hex Address: 0xN900 109 Hex Address: 0xN901 109 CFAECU) Hex Address: 0xN902 110
OxN15F to 0xN16F (not including 0xN163) and 0xN1C0 to 0xN1Table 90:: Transmit DS-0 Monitor Registers (TDS0MR) Hex Address: 0xN1F0 Hex Address: 0xN1F0 Hex Print SS7 LI Registers (TSS7LIR) Hex Address: 0xN1F0 Hex Print SS7 LI Registers (TSS7LIR) Hex Address: 0xN1F0 Hex Print SS7 LI Registers (TSS7LIR) Hex Address: 0xN1F0 Hex Print SS7 LI Register (TSS7LIR) Hex Address: 0xN1F0 Hex Print Pri	DO 93 DXN1D0 to 0xN1EF 94 O to 0xN1F2 94 Address: 0xN1F3 to 0xN1F5 94 R) Hex Address: 0xN1F6 94 N1FB 95 Hex Address: 0x01FE 95 Hex Address: 0xN300 to 0xN317 96 Hex Address: 0xN320 to 0xN337 98 Address: 0xN340 to 0xN357 99 Hex Address: 0xN360 to 0xN397 101 Hex Address: 0xN380 to 0xN397 103 Hex Address: 0xN3C0 to 0xN3D7 106 Hex Address: 0xN600 108 Hex Address: 0xN700 108 Hex Address: 0xN900 109 Hex Address: 0xN901 109 Hex Address: 0xN902 110
OxN15F to 0xN16F (not including 0xN163) and 0xN1C0 to 0xN1Table 90:: Transmit DS-0 Monitor Registers (TDS0MR) Hex Address: 0xN1F0 and 91:: Transmit SS7 LI Registers (TSS7LIR) Hex Address: 0xN1F0 and 92:: Transmit SS7 LSSU SF0 Registers (TSS7LSSUSF0R) Hex Table 93:: Receive SS7 RxS0T Delay Count Register (RSS7RXS0TDC) and 94:: Transmit Alarm Test Register (TATR) Hex Address: 0xl Table 94:: Transmit Alarm Test Register (TATR) Hex Address: 0xl Table 95:: Device ID Register (DEVID) Table 96:: Revision ID Register (REVID) Table 97:: Transmit Channel Control Register 0-23 (TCCR 0-23) Hex Table 98:: Transmit User Code Register 0-23 (TUCR 0-23) Table 100:: Receive Channel Control Register 0-23 (RCCR 0-23) Table 101:: Receive User Code Register 0-23 (RUCR 0-23) Table 102:: Receive Signaling Control Register 0-23 (RSCR 0-23) Table 103:: Receive Substitution Signaling Register 0-23 (RSCR 0-23) Table 104:: Receive Signaling Array Register 0 to 23 (RSAR 0-23) Table 105:: LAPD Buffer 0 Control Register (LAPDBCR0) Table 106:: LAPD Buffer 1 Control Register (LAPDBCR1) Table 107:: PMON Receive Line Code Violation Counter MSB (RLCVCU) Table 109:: PMON Receive Framing Alignment Bit Error Counter MSB (RCC)	DO 93 DXN1D0 to 0xN1EF 94 O to 0xN1F2 94 Address: 0xN1F3 to 0xN1F5 94 R) Hex Address: 0xN1F6 94 N1FB 95 Hex Address: 0x01FE 95 Hex Address: 0xN300 to 0xN317 96 Hex Address: 0xN320 to 0xN337 98 Address: 0xN340 to 0xN357 99 Hex Address: 0xN360 to 0xN397 101 Hex Address: 0xN380 to 0xN397 103 Hex Address: 0xN3C0 to 0xN3D7 106 Hex Address: 0xN600 108 Hex Address: 0xN700 108 Hex Address: 0xN900 109 Hex Address: 0xN901 109 Hex Address: 0xN902 110
OxN15F to 0xN16F (not including 0xN163) and 0xN1C0 to 0xN1Table 90:: Transmit DS-0 Monitor Registers (TDS0MR) Hex Address: 0xN1F0 and 91:: Transmit SS7 LI Registers (TSS7LIR) Hex Address: 0xN1F0 and 92:: Transmit SS7 LSSU SF0 Registers (TSS7LSSUSF0R) Hex Table 93:: Receive SS7 RxS0T Delay Count Register (RSS7RXS0TDC) and 94:: Transmit Alarm Test Register (TATR) Hex Address: 0xl Table 94:: Transmit Alarm Test Register (TATR) Hex Address: 0xl Table 95:: Device ID Register (DEVID) Table 96:: Revision ID Register (REVID) Table 97:: Transmit Channel Control Register 0-23 (TCCR 0-23) Hex Table 98:: Transmit User Code Register 0-23 (TUCR 0-23) Table 99:: Transmit Signaling Control Register 0-23 (RCCR 0-23) Hex Table 100:: Receive Channel Control Register 0-23 (RCCR 0-23) Table 101:: Receive User Code Register 0-23 (RUCR 0-23) Table 102:: Receive Signaling Control Register 0-23 (RSCR 0-23) Table 103:: Receive Substitution Signaling Register 0-23 (RSCR 0-23) Table 105:: LAPD Buffer 0 Control Register (LAPDBCR0) Table 106:: LAPD Buffer 1 Control Register (LAPDBCR1) Table 107:: PMON Receive Line Code Violation Counter MSB (RLCVCU) Table 108:: PMON Receive Framing Alignment Bit Error Counter MSB (RICC) Table 109:: PMON Receive Framing Alignment Bit Error Counter LSB (RICC)	DO 93 DXN1D0 to 0xN1EF 94 O to 0xN1F2 94 Address: 0xN1F3 to 0xN1F5 94 R) Hex Address: 0xN1F6 94 N1FB 95 Hex Address: 0x01FE 95 Hex Address: 0xN300 to 0xN317 96 Hex Address: 0xN320 to 0xN337 98 Address: 0xN340 to 0xN357 99 Hex Address: 0xN360 to 0xN397 101 Hex Address: 0xN3A0 to 0xN3B7 104 Hex Address: 0xN3C0 to 0xN3D7 106 Hex Address: 0xN500 to 0xN517 107 Hex Address: 0xN600 108 Hex Address: 0xN700 108 O Hex Address: 0xN900 109 Hex Address: 0xN901 109 RFAECU) Hex Address: 0xN903 110 Hex Address: 0xN904 111
OxN15F to 0xN16F (not including 0xN163) and 0xN1C0 to 0xN1Table 90:: Transmit DS-0 Monitor Registers (TDS0MR) Hex Address: 0xN1F0 and 91:: Transmit SS7 LI Registers (TSS7LIR) Hex Address: 0xN1F0 and 92:: Transmit SS7 LSSU SF0 Registers (TSS7LSSUSF0R) Hex Table 93:: Receive SS7 RxS0T Delay Count Register (RSS7RXS0TDC) and 94:: Transmit Alarm Test Register (TATR) Hex Address: 0xl Table 94:: Transmit Alarm Test Register (TATR) Hex Address: 0xl Table 95:: Device ID Register (DEVID) Table 96:: Revision ID Register (REVID) Table 97:: Transmit Channel Control Register 0-23 (TCCR 0-23) Hex Table 98:: Transmit User Code Register 0-23 (TUCR 0-23) Table 99:: Transmit Signaling Control Register 0-23 (RCCR 0-23) Hex Table 100:: Receive Channel Control Register 0-23 (RCCR 0-23) Table 101:: Receive User Code Register 0-23 (RUCR 0-23) Table 102:: Receive Signaling Control Register 0-23 (RSCR 0-23) Hex Table 103:: Receive Substitution Signaling Register 0-23 (RSCR 0-23) Table 103:: Receive Signaling Array Register 0-23 (RSSR 0-23) Table 105:: LAPD Buffer 0 Control Register (LAPDBCR0) Table 106:: LAPD Buffer 1 Control Register (LAPDBCR1) Hex Table 107:: PMON Receive Line Code Violation Counter MSB (RLCVCU) Table 108:: PMON Receive Framing Alignment Bit Error Counter MSB (RICCNCU) Table 109:: PMON Receive Framing Alignment Bit Error Counter LSB (RICCNCU) Table 111:: PMON Receive Severely Errored Frame Counter (RSEFC)	DO 93 DXN1D0 to 0xN1EF 94 O to 0xN1F2 94 Address: 0xN1F3 to 0xN1F5 94 R) Hex Address: 0xN1F6 94 N1FB 95 Hex Address: 0x01FE 95 Hex Address: 0xN300 to 0xN317 96 Hex Address: 0xN320 to 0xN337 98 Address: 0xN340 to 0xN357 99 Hex Address: 0xN360 to 0xN397 101 Hex Address: 0xN3A0 to 0xN3B7 104 Hex Address: 0xN3C0 to 0xN3D7 106 Hex Address: 0xN500 to 0xN517 107 Hex Address: 0xN600 108 Hex Address: 0xN700 108 O Hex Address: 0xN900 109 Hex Address: 0xN901 109 RFAECU) Hex Address: 0xN903 110 Hex Address: 0xN904 111
OxN15F to 0xN16F (not including 0xN163) and 0xN1C0 to 0xN1Table 90:: Transmit DS-0 Monitor Registers (TDS0MR) Hex Address: 0xN1F0 Hex Provided Page 11:: Transmit SS7 LI Registers (TSS7LIR) Hex Address: 0xN1F0 Hex Table 92:: Transmit SS7 LSSU SF0 Registers (TSS7LSSUSF0R) Hex Table 93:: Receive SS7 RxSOT Delay Count Register (RSS7RXSOTDC) Table 94:: Transmit Alarm Test Register (TATR) Hex Address: 0xl Table 95:: Device ID Register (DEVID) Table 95:: Device ID Register (DEVID) Table 96:: Revision ID Register (REVID) Table 97:: Transmit Channel Control Register 0-23 (TCCR 0-23) Hex Table 99:: Transmit User Code Register 0-23 (TUCR 0-23) Table 99:: Transmit Signaling Control Register 0-23 (RCCR 0-23) Hex Table 100:: Receive Channel Control Register 0-23 (RCCR 0-23) Table 101:: Receive User Code Register 0-23 (RUCR 0-23) Table 102:: Receive Signaling Control Register 0-23 (RSCR 0-23) Hex Table 103:: Receive Substitution Signaling Register 0-23 (RSCR 0-23) Table 104:: Receive Signaling Array Register 0-23 (RSSR 0-23) Table 105:: LAPD Buffer 0 Control Register (LAPDBCR0) Table 106:: LAPD Buffer 1 Control Register (LAPDBCR1) Table 107:: PMON Receive Line Code Violation Counter MSB (RLCVCU) Table 109:: PMON Receive Framing Alignment Bit Error Counter MSB (RIABLE 110:: PMON Receive Severely Errored Frame Counter (RSEFC) Table 111:: PMON Receive CRC-6 BIT Error Counter - MSB (RSBBECU) Table 113:: PMON Receive CRC-6 Bit Error Counter - LSB (RSBBECU)	DO 93 DXN1DO to 0xN1EF 94 O to 0xN1F2 94 Address: 0xN1F3 to 0xN1F5 94 R) Hex Address: 0xN1F6 95 Hex Address: 0x01FE 95 Hex Address: 0x01FF 95 Address: 0xN300 to 0xN317 96 Hex Address: 0xN320 to 0xN337 98 Address: 0xN340 to 0xN357 99 Hex Address: 0xN360 to 0xN377 101 Hex Address: 0xN360 to 0xN397 103 Hex Address: 0xN3A0 to 0xN3B7 104 Hex Address: 0xN3A0 to 0xN3B7 104 Hex Address: 0xN3C0 to 0xN3D7 106 Hex Address: 0xN3C0 to 0xN3D7 106 Hex Address: 0xN600 108 Hex Address: 0xN700 108 PERAECU) Hex Address: 0xN900 109 FAECU) Hex Address: 0xN901 109 FAECL) Hex Address: 0xN903 110 Hex Address: 0xN904 111 Hex Address: 0xN905 112
OxN15F to OxN16F (not including OxN163) and OxN1C0 to OxN1 Table 90:: Transmit DS-0 Monitor Registers (TDSOMR) Hex Address: OxN1F0 Table 91:: Transmit SS7 LI Registers (TSS7LIR) Hex Address: OxN1F0 Table 92:: Transmit SS7 LSSU SF0 Registers (TSS7LSSUSF0R) Hex Table 93:: Receive SS7 RxSOT Delay Count Register (RSS7RXSOTDCI Table 94:: Transmit Alarm Test Register (TATR) Hex Address: OxN Table 95:: Device ID Register (DEVID) Table 96:: Revision ID Register (REVID) Table 97:: Transmit Channel Control Register 0-23 (TCCR 0-23) Table 99:: Transmit User Code Register 0-23 (TUCR 0-23) Table 100:: Receive Channel Control Register 0-23 (RCCR 0-23) Table 101:: Receive User Code Register 0-23 (RUCR 0-23) Table 102:: Receive Signaling Control Register 0-23 (RSCR 0-23) Table 103:: Receive Substitution Signaling Register 0-23 (RSSR 0-23) Table 104:: Receive Signaling Array Register 0 to 23 (RSAR 0-23) Table 105:: LAPD Buffer 0 Control Register (LAPDBCR0) Table 106:: LAPD Buffer 1 Control Register (LAPDBCR1) Table 107:: PMON Receive Line Code Violation Counter MSB (RLCVCU) Table 109:: PMON Receive Framing Alignment Bit Error Counter MSB (R Table 111:: PMON Receive Severely Errored Frame Counter (RSEFC) Table 112:: PMON Receive CRC-6 BIT Error Counter - MSB (RSBBECU) Table 113:: PMON Receive Slip Counter (RSC)	DO 93 DXN1DO to 0xN1EF 94 O to 0xN1F2 94 Address: 0xN1F3 to 0xN1F5 94 R) Hex Address: 0xN1F6 95 Hex Address: 0x01FE 95 Hex Address: 0x01FF 95 Ex Address: 0xN300 to 0xN317 96 Hex Address: 0xN320 to 0xN337 98 Address: 0xN340 to 0xN357 99 Hex Address: 0xN360 to 0xN377 101 Hex Address: 0xN360 to 0xN397 103 Hex Address: 0xN3A0 to 0xN3B7 104 Hex Address: 0xN3A0 to 0xN3B7 104 Hex Address: 0xN3C0 to 0xN3B7 104 Hex Address: 0xN500 to 0xN517 107 Hex Address: 0xN600 108 Hex Address: 0xN700 108 PERAECU) Hex Address: 0xN900 109 Hex Address: 0xN901 109 FAECL) Hex Address: 0xN903 110 Hex Address: 0xN904 111 Hex Address: 0xN905 112 Hex Address: 0xN906 112
OxN15F to OxN16F (not including OxN163) and OxN1C0 to OxN1 Table 90:: Transmit DS-0 Monitor Registers (TDSOMR) Hex Address: OxN1F0 Table 91:: Transmit SS7 LI Registers (TSS7LIR) Hex Address: OxN1F0 Table 92:: Transmit SS7 LSSU SF0 Registers (TSS7LSSUSF0R) Hex Table 93:: Receive SS7 RxSOT Delay Count Register (RSS7RXSOTDC) Table 94:: Transmit Alarm Test Register (TATR) Hex Address: OxN Table 95:: Device ID Register (DEVID) Table 96:: Revision ID Register (REVID) Table 97:: Transmit Channel Control Register 0-23 (TCCR 0-23) Table 99:: Transmit User Code Register 0-23 (TUCR 0-23) Table 100:: Receive Channel Control Register 0-23 (RCCR 0-23) Table 101:: Receive User Code Register 0-23 (RUCR 0-23) Table 101:: Receive Signaling Control Register 0-23 (RSCR 0-23) Table 103:: Receive Substitution Signaling Register 0-23 (RSSR 0-23) Table 104:: Receive Signaling Array Register 0 to 23 (RSAR 0-23) Table 105:: LAPD Buffer 0 Control Register (LAPDBCR0) Table 106:: LAPD Buffer 1 Control Register (LAPDBCR1) Table 107:: PMON Receive Line Code Violation Counter MSB (RLCVCU) Table 109:: PMON Receive Framing Alignment Bit Error Counter MSB (RTable 110:: PMON Receive Framing Alignment Bit Error Counter LSB (RTable 111:: PMON Receive Severely Errored Frame Counter (RSEFC) Table 112:: PMON Receive CRC-6 BIT Error Counter - MSB (RSBBECU) Table 113:: PMON Receive Slip Counter (RSC) Table 115:: PMON Receive Loss of Frame Counter (RLFC)	DO 93 DXN1D0 to 0xN1EF 94 O to 0xN1F2 94 Address: 0xN1F3 to 0xN1F5 94 R) Hex Address: 0xN1F6 94 N1FB 95 Hex Address: 0x01FE 95 Hex Address: 0xN300 to 0xN317 96 Hex Address: 0xN320 to 0xN337 98 Address: 0xN340 to 0xN357 99 Hex Address: 0xN360 to 0xN397 101 Hex Address: 0xN380 to 0xN397 103 Hex Address: 0xN3C0 to 0xN3B7 104 Hex Address: 0xN500 to 0xN517 107 Hex Address: 0xN600 108 Mex Address: 0xN700 108 O Hex Address: 0xN901 109 Hex Address: 0xN902 110 FAECU) Hex Address: 0xN903 110 Hex Address: 0xN904 111 Hex Address: 0xN906 112 Hex Address: 0xN909 113 Hex Address: 0xN90A 113 Hex Address: 0xN90A 113
OxN15F to OxN16F (not including OxN163) and OxN1C0 to OxN1 Table 90:: Transmit DS-0 Monitor Registers (TDSOMR) Hex Address: OxN1F0 Table 91:: Transmit SS7 LI Registers (TSS7LIR) Hex Address: OxN1F0 Table 92:: Transmit SS7 LSSU SF0 Registers (TSS7LSSUSF0R) Hex Table 93:: Receive SS7 RxSOT Delay Count Register (RSS7RXSOTDCI Table 94:: Transmit Alarm Test Register (TATR) Hex Address: OxN Table 95:: Device ID Register (DEVID) Table 96:: Revision ID Register (REVID) Table 97:: Transmit Channel Control Register 0-23 (TCCR 0-23) Table 99:: Transmit User Code Register 0-23 (TUCR 0-23) Table 100:: Receive Channel Control Register 0-23 (RCCR 0-23) Table 101:: Receive User Code Register 0-23 (RUCR 0-23) Table 102:: Receive Signaling Control Register 0-23 (RSCR 0-23) Table 103:: Receive Substitution Signaling Register 0-23 (RSSR 0-23) Table 104:: Receive Signaling Array Register 0 to 23 (RSAR 0-23) Table 105:: LAPD Buffer 0 Control Register (LAPDBCR0) Table 106:: LAPD Buffer 1 Control Register (LAPDBCR1) Table 107:: PMON Receive Line Code Violation Counter MSB (RLCVCU) Table 109:: PMON Receive Framing Alignment Bit Error Counter MSB (R Table 111:: PMON Receive Severely Errored Frame Counter (RSEFC) Table 112:: PMON Receive CRC-6 BIT Error Counter - MSB (RSBBECU) Table 113:: PMON Receive Slip Counter (RSC)	DO 93 DXN1DO to 0XN1EF 94 O to 0XN1F2 94 Address: 0XN1F3 to 0XN1F5 94 R) Hex Address: 0XN1F6 94 N1FB 95 Hex Address: 0X01FE 95 Hex Address: 0XN300 to 0XN317 96 Hex Address: 0XN320 to 0XN337 98 Address: 0XN340 to 0XN357 99 Hex Address: 0XN360 to 0XN397 101 Hex Address: 0XN380 to 0XN397 103 Hex Address: 0XN3C0 to 0XN3B7 104 Hex Address: 0XN500 to 0XN3D7 106 Hex Address: 0XN600 108 Hex Address: 0XN700 108 O Hex Address: 0XN901 109 Hex Address: 0XN903 110 FAECU) Hex Address: 0XN903 110 Hex Address: 0XN906 112 Hex Address: 0XN906 112 Hex Address: 0XN90A 113 Hex Address: 0XN90B 113 Hex Address: 0XN90B 113 Hex Address: 0XN90B 113

XRT86VX38A



8-CHANNEL T1/E1/J1 FRAMER/LIU COMBO - T1 REGISTER DESCRIPTION

8-CHANNEL T1/E1/J1 FRAMER/LIU COMBO - T1 REGISTER	DESCRIPTION	REV. 1.0.0
Table 118:: PRBS Bit Error Counter MSB (PBECU)	Hex Address: 0xN90D	114
Table 119:: PRBS Bit Error Counter LSB (PBECL)	Hex Address: 0xN90E	
Table 120:: Transmit Slip Counter (TSC)	Hex Address: 0xN90F	
Table 121:: Excessive Zero Violation Counter MSB (EZVCU)	Hex Address: 0xN910	
Table 122:: Excessive Zero Violation Counter LSB (EZVCL)	Hex Address: 0xN911	
Table 123:: SS7 FCS Error Counter Registers (SS7FCSECR) Hex Addi		
Table 124:: PMON LAPD2 Frame Check Sequence Error Counter 2 (LF		
Table 125:: PMON LAPD3 Frame Check Sequence Error Counter 3 (LF		116
Table 126:: Block Interrupt Status Register (BISR)	Hex Address: 0xNB00	117
Table 127:: Block Interrupt Enable Register (BIER)	Hex Address: 0xNB01	119
Table 128:: Alarm & Error Interrupt Status Register (AEISR)	Hex Address: 0xNB02	121
Table 129:: Alarm & Error Interrupt Enable Register (AEIER)	Hex Address: 0xNB03	123
Table 130:: Framer Interrupt Status Register (FISR)	Hex Address: 0xNB04	
Table 131:: Framer Interrupt Enable Register (FIER)	Hex Address: 0xNB05	
Table 132:: Data Link Status Register 1 (DLSR1)	Hex Address: 0xNB06	128
Table 133:: Data Link Interrupt Enable Register 1 (DLIER1)	Hex Address: 0xNB07	
Table 134:: Slip Buffer Interrupt Status Register (SBISR)	Hex Address: 0xNB08	
Table 135:: Slip Buffer Interrupt Enable Register (SBIER)	Hex Address: 0xNB09	
Table 136:: Receive Loopback Code 0 Interrupt and Status Register (R		
Table 137:: Receive Loopback Code 0 Interrupt Enable Register (RLCII		
Table 138:: Excessive Zero Status Register (EXZSR)	Hex Address: 0xNB0E	
Table 139:: Excessive Zero Enable Register (EXZER)	Hex Address: 0xNB0F	
Table 140:: SS7 Status Register for LAPD1 (SS7SR1) Hex Address:	0xNB10	139
Table 141:: SS7 Enable Register for LAPD1 (SS7ER1) Hex Address.	: 0xNB11	140
Table 142:: RxLOS/CRC Interrupt Status Register (RLCISR)	Hex Address: 0xNB12	
Table 143:: RxLOS/CRC Interrupt Enable Register (RLCIER)	Hex Address: 0xNB13	
Table 144:: Receive Loopback Code 1 Interrupt and Status Register (R.		
Table 145:: Receive Loopback Code 1 Interrupt Enable Register (RLCII		
Table 146:: Data Link Status Register 2 (DLSR2)	Hex Address: 0xNB16	
Table 147:: Data Link Interrupt Enable Register 2 (DLIER2)	Hex Address: 0xNB17	
Table 148:: SS7 Status Register for LAPD2 (SS7SR2) Hex Address:		
Table 149:: SS7 Enable Register for LAPD2 (SS7ER2) Hex Address.		
Table 150:: Receive Loopback Code 2 Interrupt and Status Register (R		
Table 151:: Receive Loopback Code 2 Interrupt Enable Register (RLCIII		
Table 152:: Receive Loopback Code 3 Interrupt and Status Register (R.		
Table 153:: Receive Loopback Code 3 Interrupt Enable Register (RLCII		
Table 154:: Receive Loopback Code 4 Interrupt and Status Register (R. Cl		
Table 155:: Receive Loopback Code 4 Interrupt Enable Register (RLCII Table 155:: Receive Loopback Code 5 Interrupt and Status Posister (R		
Table 156:: Receive Loopback Code 5 Interrupt and Status Register (R. Color 157): Possive Loopback Code 5 Interrupt Epoble Register (R. Col		
Table 157:: Receive Loopback Code 5 Interrupt Enable Register (RLCII Table 158:: Receive Loopback Code 6 Interrupt and Status Register (R.		
Table 156:. Receive Loopback Code 6 Interrupt and Status Register (RLCII Table 159:: Receive Loopback Code 6 Interrupt Enable Register (RLCII		
Table 199.: Receive Loopback Code o Interrupt Eriable Register (RECII Table 160:: Receive Loopback Code 7 Interrupt and Status Register (R		
Table 160:. Receive Loopback Code 7 Interrupt and Status Register (R. Table 161:: Receive Loopback Code 7 Interrupt Enable Register (RLCII		
Table 162:: Neceive Loopback Code 7 Interrupt Eriable Register (RECII Table 162:: Data Link Status Register 3 (DLSR3)	Hex Address: 0xNB26	
Table 162:: Data Link Status Register 3 (DLSRS) Table 163:: Data Link Interrupt Enable Register 3 (DLIER3)	Hex Address: 0xNB20 Hex Address: 0xNB27	
Table 164:: SS7 Status Register for LAPD3 (SS7SR3) Hex Address:		
Table 165:: SS7 Enable Register for LAPD3 (SS7ER3) Hex Address.		
Table 166:: Customer Installation Alarm Status Register (CIASR)	Hex Address: 0xNB40	
Table 167:: Customer Installation Alarm Status Register (CIAIER)	Hex Address: 0xNB41	
Table 168:: T1 BOC Interrupt Status Register (BOCISR 0xNB70h)		
Table 169:: T1 BOC Interrupt Enable Register (BOCIER 0xNB71h)		
Table 170:: T1 BOC Unstable Interrupt Status Register (BOCUISR 0xN		
Table 171:: T1 BOC Unstable Interrupt Enable Register (BOCUIER 0xN		
Table 172:: LIU Channel Control Register 0 (LIUCCR0) Table 173:: Equalizer Control and Transmit Line Build Out		177
Table 174:: LIU Channel Control Register 1 (LIUCCR1)	Hex Address: 0x0FN1	178
Table 175:: LIU Channel Control Register 2 (LIUCCR2)	Hex Address: 0x0FN2	
Table 176:: LIU Channel Control Register 3 (LIUCCR3)	Hex Address: 0x0FN3	
Table 177:: LILI Channel Control Interrunt Enable Register (LILICCIER)		





A New Direction in wixed-Signal			
REV. 1.0.0	8-CHANNEL T1/E1/J1 FRAMER/LIU	COMBO - T1 REGISTER DESC	CRIPTION
Table 178:: LIU Channe	el Control Status Register (LIUCCSR)	Hex Address: 0x0FN5	186
	Ol Control Interrunt Status Pagister (I II ICCISP)	Hay Address: OvOENA	180

Table 178:: LIU Channel Control Status Register (LIUCCSR)	Hex Address: 0x0FN5 186
Table 179:: LIU Channel Control Interrupt Status Register (LIUCCISR)	Hex Address: 0x0FN6 189
Table 180:: LIU Channel Control Cable Loss Register (LIUCCCCR)	Hex Address: 0x0FN7 191
Table 181:: LIU Channel Control Arbitrary Register 1 (LIUCCAR1)	Hex Address: 0x0FN8 191
Table 182:: LIU Channel Control Arbitrary Register 2 (LIUCCAR2)	Hex Address: 0x0FN9 191
Table 183:: LIU Channel Control Arbitrary Register 3 (LIUCCAR3)	Hex Address: 0x0FNA192
Table 184:: LIU Channel Control Arbitrary Register 4 (LIUCCAR4)	Hex Address: 0x0FNB192
Table 185:: LIU Channel Control Arbitrary Register 5 (LIUCCAR5)	Hex Address: 0x0FNC192
Table 186:: LIU Channel Control Arbitrary Register 6 (LIUCCAR6)	Hex Address: 0x0FND193
Table 187:: LIU Channel Control Arbitrary Register 7 (LIUCCAR7)	Hex Address: 0x0FNE193
Table 188:: LIU Channel Control Arbitrary Register 8 (LIUCCAR8)	Hex Address: 0x0FNF193
Table 189:: LIU Global Control Register 0 (LIUGCR0)	Hex Address: 0x0FE0 194
Table 190:: LIU Global Control Register 1 (LIUGCR1)	Hex Address: 0x0FE1196
Table 191:: LIU Global Control Register 2 (LIUGCR2)	Hex Address: 0x0FE2197
Table 192:: LIU Global Control Register 3 (LIUGCR3)	Hex Address: 0x0FE4197
Table 193:: LIU Global Control Register 4 (LIUGCR4)	Hex Address: 0x0FE9198
Table 194:: LIU Global Control Register 5 (LIUGCR5)	Hex Address: 0x0FEA199
Table 195:: LIU Transmit BITS Enable (LIUTXBITSEN)	Hex Address: 0x0FF0 199
Table 196:: LIU Receive BITS Enable (LIURXBITSEN)	Hex Address: 0x0FF1 199





REV. 1.0.0

DESCRIPTION OF THE CONTROL REGISTERS - T1 MODE

All address on this register description is shown in HEX format.

Function	SYMBOL	HEX
Control Registers (0xN100 - 0xN1FF)		
Clock and Select Register	CSR	0xN100
Line Interface Control Register	LICR	0xN101
General Purpose Input/Output Control 0	GPIOCR0	0x0102
General Purpose Input/Output Control 1	GPIOCR1	0x4102
Reserved	-	0xN103 - 0xN106
Framing Select Register	FSR	0xN107
Alarm Generation Register	AGR	0xN108
Synchronization MUX Register	SMR	0xN109
Transmit Signaling and Data Link Select Register	TSDLSR	0xN10A
Framing Control Register	FCR	0xN10B
Receive Signaling & Data Link Select Register	RSDLSR	0xN10C
Receive Signaling Change Register 0	RSCR0	0xN10D
Receive Signaling Change Register 1	RSCR1	0xN10E
Receive Signaling Change Register 2	RSCR2	0xN10F
Reserved - E1 mode only	20 11/2	0xN110 -
	73 801	0xN111
Receive In-Frame Register	RIFR	0xN112
Data Link Control Register 1	DLCR1	0xN113
Transmit Data Link Byte Count Register 1	TDLBCR1	0xN114
Receive Data Link Byte Count Register 1	RDLBCR1	0xN115
Slip Buffer Control Register	SBCR	0xN116
FIFO Latency Register	FIFOLR	0xN117
DMA 0 (Write) Configuration Register	D0WCR	0xN118
DMA 1 (Read) Configuration Register	D1RCR	0xN119
Interrupt Control Register	ICR	0xN11A
LAPD Select Register	LAPDSR	0xN11B
Customer Installation Alarm Generation Register	CIAGR	0xN11C
Performance Report Control Register	PRCR	0xN11D
Gapped Clock Control Register	GCCR	0xN11E
Transmit Interface Control Register	TICR	0xN120

Function	SYMBOL	HEX
BERT Control & Status - Register 0	BERTCSR0	0xN121
Receive Interface Control Register	RICR	0xN122
BERT Control & Status - Register 1	BERTCSR1	0xN123
Loopback Code Control Register - Code 0	LCCR0	0xN124
Transmit Loopback Code Register	TLCR	0xN125
Receive Loopback Activation Code Register - Code 0	RLACR0	0xN126
Receive Loopback Deactivation Code Register - Code 0	RLDCR0	0xN127
Receive LoopCode Detection Switch	RLCDS	0xN128
Defect Detection Enable Register	DDER	0xN129
Loopback Code Control Register - Code 1	LCCR1	0xN12A
Receive Loopback Activation Code Register Code 1	RLACR1	0xN12B
Receive Loopback Deactivation Code Register - Code 1	RLDCR1	0xN12C
Loopback Code Control Register Code 2	LCCR2	0xN12D
Receive Loopback Activation Code Register - Code 2	RLACR2	0xN12E
Receive Loopback Deactivation Code Register - Code 2	RLDCR2	0xN12F
Reserved - E1 mode only	-	0xN130 - 0xN137
Transmit SS7 Link Status Signal Unit (LSSU) SF1 Registers	TSS7LSSUSF1R	0xN138 - 0xN13A
Reserved - E1 mode only	176 -	0xN13B - 0xN13F
Transmit LoopCode Generation Switch	TLCGS	0xN140
Loopcode Timer Select	LCTS	0xN141
Transmit SPRM and NPRM Control Register	TSPRMCR	0xN142
Data Link Control Register 2	DLCR2	0xN143
Transmit Data Link Byte Count Register 2	TDLBCR2	0xN144
Receive Data Link Byte Count Register 2	RDLBCR2	0xN145
Loopback Code Control Register - Code 3	LCCR3	0xN146
Receive Loopback Activation Code Register - Code 3	RLACR3	0xN147
Receive Loopback Deactivation Code Register - Code 3	RLDCR3	0xN148
Loopback Code Control Register - Code 4	LCCR4	0xN149
Receive Loopback Activation Code Register - Code 4	RLACR4	0xN14A
Receive Loopback Deactivation Code Register - Code 4	RLDCR4	0xN14B
Loopback Code Control Register - Code 5	LCCR5	0xN14C
Receive Loopback Activation Code Register - Code 5	RLACR5	0xN14D
Receive Loopback Deactivation Code Register - Code 5	RLDCR5	0xN14E





REV. 1.0.0

Receive Loopback Activation Code Register - Code 6 RLACR6 0xN150 Receive Loopback Deactivation Code Register - Code 6 RLDCR6 0xN151 Transmit SS7 Minimum Flag Count Register TSS7MFCR 0xN152 Data Link Control Register 3 DLCR3 0xN153 Transmit Data Link Byte Count Register 3 DLCR3 0xN154 Receive Data Link Byte Count Register 3 RDLBCR3 0xN155 Loopback Code Control Register 60e7 LCCR7 0xN156 Receive Loopback Activation Code Register - Code 7 RLACR7 0xN157 Receive Loopback Deactivation Code Register - Code 7 RLDCR7 0xN158 Transmit SS7 Control Register 0 TSS7CR0 0xN159 - 0xN158 Transmit SS7 Control Register 1 TSS7CR1 0xN150 - 0xN15E BERT Control Register 1 BCR 0xN170 SSM BCC Control Register 1 BCR 0xN171 SSM Receive FDL Match 1 Register 1 RFDLMR 1 0xN172 SSM Receive FDL Match 2 Register 2 RFDLMR 2 0xN173 SSM Transmit Byte Count Register 3 RFDLMR 3 0xN174 SSM Transmit Byte Count Register 4	Function	SYMBOL	HEX
Receive Loopback Deactivation Code Register - Code 6 RLDCR6 OxN151 Transmit SS7 Minimum Flag Count Register Data Link Control Register 3 DLCR3 OxN153 Transmit Data Link Byte Count Register 3 RDLBCR3 OxN154 Receive Data Link Byte Count Register 3 RDLBCR3 OxN155 Loopback Code Control Register Gode 7 LCCR7 OxN156 Receive Loopback Activation Code Register - Code 7 RLACR7 Receive Loopback Deactivation Code Register - Code 7 RECEIVE LOOPback Deactivation Code Register - REDCR7 RECEIVE LOOPback Deactivation Code Register - BCR - OxN159 - OxN170 - OxN171 - OxN171 - OxN171 - OxN172 - OxN172 - OxN173 - OxN174 - OxN173 - OxN174 - OxN175 - OxN175 - OxN175 - OxN176 - Ox	Loopback Code Control Register - Code 6	LCCR6	0xN14F
Transmit SS7 Minimum Flag Count Register TSS7MFCR 0xN152 Data Link Control Register 3 DLCR3 0xN153 Transmit Data Link Byte Count Register 3 TDLBCR3 0xN154 Receive Data Link Byte Count Register 3 RDLBCR3 0xN155 Loopback Code Control Register Gode 7 LCCR7 0xN156 Receive Loopback Activation Code Register - Code 7 RLACR7 0xN157 Receive Loopback Deactivation Code Register - Code 7 RLDCR7 0xN158 Transmit SS7 Control Register 0 TSS7CR0 0xN159 - 0xN158 Transmit SS7 Control Register 1 TSS7CR1 0xN152 - 0xN158 BERT Control Register 8 BCR 0xN163 SSM BOC Control Register 9 BCR 0xN170 SSM Receive FDL Register 9 RFDLR 0xN171 SSM Receive FDL Match 1 Register 9 RFDLR 0xN172 SSM Receive FDL Match 3 Register 9 RFDLMR2 0xN173 SSM Transmit Byte Count Register 9 TFDLR 0xN175 SSM Transmit Byte Count Register 9 TFDLR 0xN176 Transmit SS7 Forward Sequence Number (FSN) Register 9 TSS7BSNR	Receive Loopback Activation Code Register - Code 6	RLACR6	0xN150
Data Link Control Register 3 DLCR3 OxN153 Transmit Data Link Byte Count Register 3 RDLBCR3 OxN154 Receive Data Link Byte Count Register 3 RDLBCR3 OxN156 Loopback Code Control Register - Code 7 RLCCR7 OxN156 Receive Loopback Activation Code Register - Code 7 Receive Loopback Deactivation Code Register - Code 7 RLCCR7 OxN158 Transmit SS7 Control Register 0 TSS7CR0 OxN159 - OxN158 Transmit SS7 Control Register 1 BCR OxN163 SSM BOC Control Register 1 BCR OxN170 SSM Receive FDL Match 1 Register 1 RFDLRR SSM Receive FDL Match 2 Register 1 RFDLRR2 OxN173 SSM Receive FDL Match 3 Register 1 RFDLRR3 OxN174 SSM Transmit Byte Count Register 1 RFDLR 0xN176 Transmit SS7 Forward Sequence Number (FSN) Register 1 TFSRDSNR OxN176 Transmit SS7 Backward Sequence Number (BSN) Register 1 TSS7BNR OxN176 Transmit SS7 Length Indicator (LI) Registers 1 TSS7LIR 0xN176 Transmit SS7 Length Indicator (LI) Register 1 TRANSMIT SS7 Length Indicator (LI) Registe	Receive Loopback Deactivation Code Register - Code 6	RLDCR6	0xN151
Transmit Data Link Byte Count Register 3 TDLBCR3 0xN154 Receive Data Link Byte Count Register 3 RDLBCR3 0xN155 Loopback Code Control Register - Opde 7 LCCR7 0xN156 Receive Loopback Deactivation Code Register - Code 7 RLACR7 0xN157 Receive Loopback Deactivation Code Register - Code 7 RLDCR7 0xN158 Transmit SS7 Control Register 0 TSS7CR0 0xN159 - 0xN15B Transmit SS7 Control Register 1 TSS7CR1 0xN150 - 0xN15B BERT Control Register 8 BCR 0xN163 SSM BOC Control Register 8 BCR 0xN170 SSM Receive FDL Register 8 RFDLR 0xN171 SSM Receive FDL Match 1 Register 9 RFDLMR1 0xN172 SSM Receive FDL Match 2 Register 9 RFDLMR2 0xN173 SSM Transmit Byte Count Register 9 RFDLR 0xN174 SSM Transmit Byte Count Register 9 TFDLR 0xN176 Transmit SS7 Forward Sequence Number (FSN) Register 9 TSS7FSNR 9 0xN170 - 0xN177 Transmit DS-0 Monitor Registers 9 TDS0MR 0xN170 - 0xN176 0xN170 - 0xN176 Transmit SS7 Length Indicator	Transmit SS7 Minimum Flag Count Register	TSS7MFCR	0xN152
Receive Data Link Byte Count Register 3 RDLBCR3 OxN155 Loopback Code Control Register - Code 7 Receive Loopback Activation Code Register - Code 7 Receive Loopback Deactivation Code Register - Code 7 RLCR7 Receive Loopback Deactivation Code Register - Code 7 RLDCR7 Receive Loopback Deactivation Code Register - Code 7 RLDCR7 Receive Loopback Deactivation Code Register - Code 7 RLDCR7 Receive Loopback Deactivation Code Register - Code 7 RLDCR7 RCR0 RECEIVE LOOPBACK DEACTIVE REGISTER - COME 7 RLDCR7 RECEIVE LOOPBACK DEACTIVE REGISTER - COME 7 RECEIVE LOOPBACK DEACTIVE REGISTER - COME 7 RECEIVE LOOPBACK DEACTIVE REGISTER - COME 7 RECEIVE FOLT REGISTER - COME 7 RECEIVE FOLT REGISTER - REPLIKE - COME 7 REPLIKER - COME 7 RECEIVE FOL Match 3 Register - REPLIKER - COME 7 RECEIVE FOL MATCH REGISTER - REPLIKER - COME 7 RECEIVE DS-0 Monitor Register - COME 7 RECEIVE DS-0 Monitor Registers - RESOMR - COME 7 RECEIVE DS-0 Monitor Registers - RESOMR - COME 7 RECEIVE DS-0 Monitor Registers - TESTLER - COME 7 RECEIVE SST RESOT Delay Count Register - RESTRESUSFOR - COME 7 RECEIVE SST RESOT Delay Count Register - RESTRESUSFOR - COME 7 RECEIVE SST RESOT Delay Count Register - RESTRESUSFOR - COME 7 RECEIVE SST RESOT Delay Count Register - RESTRESUSFOR - COME 7 RECEIVE DS-0 Monitor Register - COME 7 RECEIVE SST RESOT Delay Count Register - REVID - COME 7 RECEIVE SST RESOT Delay Count Register - REVID - COME 7 RECEIVE DS-0 MONITOR (OXN300 - OXN3FF) Transmit Channel Control Register - COME 7 RECEIVE DS-0 COME 7	Data Link Control Register 3	DLCR3	0xN153
Loopback Code Control Register - Code 7 Receive Loopback Activation Code Register - Code 7 Receive Loopback Deactivation Code Register - Code 7 Receive Loopback Deactivation Code Register - Code 7 RLDCR7 OxN158 Transmit SS7 Control Register 0 TSS7CR0 OxN159 - OxN158 Transmit SS7 Control Register 1 TSS7CR1 OxN156 - OxN158 BERT Control Register 1 BERT Control Register BERT OxN156 - OxN156 SSM BOC Control Register BERT OxN170 SSM Receive FDL Register RFDLR SSM Receive FDL Match 1 Register RFDLMR1 OxN172 SSM Receive FDL Match 2 Register RFDLMR2 SSM Receive FDL Match 3 Register RFDLMR3 SSM Transmit BDL Register RFDLMR3 SSM Transmit BDL Register RFDLMR3 SSM Transmit Byte Count Register TFDLR Transmit SS7 Forward Sequence Number (FSN) Register TSS7FSNR OxN176 OxN176 Transmit SS7 Backward Sequence Number (BSN) Register TSS7BSNR OxN170 - OxN17F Receive DS-0 Monitor Registers TOSOMR OxN15F - OxN17F Transmit SS7 Length Indicator (LI) Registers TSS7LSR Transmit SS7 Length Indicator (LI) Registers TSS7LSSUSFOR OxN17B - OxN17B Receive SS7 RXSOT Delay Count Register RSS7RXSOTDCR OxN17B - OxN17B Transmit Alarm Test Register DeVID Ox01FF Revision Number Register REVID Ox01FF Transmit Channel Control Register 0-23 TCCR 0-23 OxN300 - OxN317	Transmit Data Link Byte Count Register 3	TDLBCR3	0xN154
Receive Loopback Activation Code Register - Code 7 Receive Loopback Deactivation Code 7 RECE	Receive Data Link Byte Count Register 3	RDLBCR3	0xN155
Receive Loopback Deactivation Code Register - Code 7 RLDCR7 OxN158 Transmit SS7 Control Register 0 Transmit SS7 Control Register 1 TSS7CR1 OxN156 - OxN15E BERT Control Register 1 BCR OxN163 SSM BOC Control Register 1 SSM BOCCR OxN170 SSM Receive FDL Register 1 SSM Receive FDL Match 1 Register 1 SSM Receive FDL Match 2 Register 1 SSM Receive FDL Match 3 Register 1 SSM Receive FDL Match 3 Register 1 SSM Receive FDL Match 3 Register 1 SSM Transmit FDL Register 1 TFDLR 1 OxN174 SSM Transmit Byte Count Register 1 TFDLR 0xN175 SSM Transmit Byte Count Register 1 TSS7FSNR 0xN176 Transmit SS7 Backward Sequence Number (FSN) Register 1 TSS7BSNR 0xN17A - 0xN17C Transmit DS-0 Monitor Registers 1 TROMM 0xN17D - 0xN17F Transmit DS-0 Monitor Registers 1 TSS7LSSUSFOR 0xN176 0xN16F Transmit SS7 Link Status Signal Unit (LSSU) SF0 Registers 1 TSS7LSSUSFOR 0xN176 0xN176 Transmit Alarm Test Register 1 TATR 0xN17B Device ID Register 1 TSCR 0xN300 - 0xN317 Transmit Channel Control (0xN300 - 0xN3FF) Transmit Channel Control Register 0-23 0xN300 - 0xN317 Transmit Channel Control Register 0-23 0xN300 - 0xN317	Loopback Code Control Register - Code 7	LCCR7	0xN156
Transmit SS7 Control Register 0 TSS7CR0 OxN159 - 0xN15B TSS7CR1 OxN15C - 0xN15E BERT Control Register 1 BCR OxN163 SSM BOC Control Register BCCR OxN170 SSM Receive FDL Register RFDLR SSM Receive FDL Match 1 Register RFDLMR1 SSM Receive FDL Match 2 Register RFDLMR2 SSM Receive FDL Match 3 Register RFDLMR3 SSM Receive FDL Match 3 Register RFDLMR3 SSM Transmit FDL Register RFDLR SSM Transmit SS7 Forward Sequence Number (FSN) Register TBCR Transmit SS7 Backward Sequence Number (BSN) Register TSS7BSNR OxN17D - 0xN17F Receive DS-0 Monitor Registers RDS0MR OxN17D - 0xN17F Transmit SS7 Length Indicator (LI) Registers TSS7LIR OxN17D - 0xN1F5 Transmit SS7 Link Status Signal Unit (LSSU) SF0 Registers TSS7LSSUSF0R OxN17B - 0xN17B Receive SS7 RxSOT Delay Count Register RSS7RXSOTDCR OxN17B Transmit Alarm Test Register TATR OxN17B Reversion Number Register REVID Ox01FF Transmit Alarm Test Register REVID Ox01FF Transmit Alarm Test Register REVID Ox01FF Transmit Channel Control (0xN300 - 0xN3FF) Transmit Channel Control Register 0-23 TCCR 0-23 OxN300 - 0xN317	Receive Loopback Activation Code Register - Code 7	RLACR7	0xN157
Transmit SS7 Control Register 1 BERT Control Register 1 REPLIR 1 OXN171 SSM Receive FDL Register 1 SSM Receive FDL Match 2 Register 1 SSM Receive FDL Match 3 Register 1 SSM Receive FDL Match 3 Register 1 SSM Transmit FDL Register 1 SSM Transmit Byte Count Register 1 SSM Transmit Byte Count Register 1 TFDLR 0xN174 SSM Transmit Byte Count Register 1 TFDLR 0xN175 SSM Transmit SS7 Forward Sequence Number (FSN) Register 1 TSS7FSNR 0xN17A - 0xN17C Transmit SS7 Backward Sequence Number (BSN) Register 1 TSS7BNR 0xN17A - 0xN17C Transmit SS7 Backward Sequence Number (BSN) Register 1 TSS7BNR 0xN17A - 0xN17C Transmit DS-0 Monitor Registers 1 TDS0MR 0xN15F - 0xN1CF Transmit DS-0 Monitor Registers 1 TDS0MR 0xN15F - 0xN1CF Transmit SS7 Length Indicator (LI) Registers 1 TSS7LIR 0xN1F0 - 0xN1F2 Transmit SS7 Link Status Signal Unit (LSSU) SF0 Registers 1 TSS7LSSUSF0R 0xN1F3 - 0xN1F5 Receive SS7 RxSOT Delay Count Register 1 TATR 0xN1F5 Transmit Alarm Test Register 1 Device ID Register 1 DEVID 0x01FF Transmit Alarm Test Register 1 TATR 0xN1F6 Transmit Alarm Test Register 1 TATR 0x01FF Transmit Alarm Test Register 1 TATR 0x01FF Transmit Channel Control (0xN300 - 0xN3FF) Transmit Channel Control Register 0-23 0xN300 - 0xN317	Receive Loopback Deactivation Code Register - Code 7	RLDCR7	0xN158
BERT Control Register BCR OxN163 SSM BOC Control Register BOCCR OxN170 SSM Receive FDL Register RFDLR OxN171 SSM Receive FDL Register RFDLRR1 OxN172 SSM Receive FDL Match 1 Register RFDLMR2 OxN173 SSM Receive FDL Match 2 Register RFDLMR3 OxN174 SSM Transmit FDL Register RFDLMR3 OxN175 SSM Transmit Byte Count Register TFDLR OxN176 Transmit SS7 Forward Sequence Number (FSN) Register TRANSMIT SS7 Backward Sequence Number (BSN) Register TES7FSNR OxN170 - 0xN17C Transmit DS-0 Monitor Registers TDS0MR OxN15F - 0xN1CF Transmit SS7 Length Indicator (LI) Registers TSS7LIR OxN1F0 - 0xN1F2 Transmit SS7 Link Status Signal Unit (LSSU) SF0 Registers TATR OxN1F3 - 0xN1F5 Receive SS7 RxSOT Delay Count Register RSS7RXSOTDCR OxN1F6 Transmit Alarm Test Register DEVID Ox01FF Revision Number Register REVID Ox01FF Time Slot (payload) Control (0xN300 - 0xN3FF) Transmit Channel Control Register 0-23 TCCR 0-23 OxN300 - 0xN317	Transmit SS7 Control Register 0	TSS7CR0	0xN159 - 0xN15B
SSM BOC Control Register SSM Receive FDL Register RFDLR 0xN171 SSM Receive FDL Match 1 Register RFDLMR1 0xN172 SSM Receive FDL Match 2 Register RFDLMR2 0xN173 SSM Receive FDL Match 3 Register RFDLMR3 0xN174 SSM Transmit FDL Register RFDLMR3 0xN175 SSM Transmit Byte Count Register TFDLR 0xN176 Transmit SS7 Forward Sequence Number (FSN) Register TRS7FSNR 0xN176 Transmit SS7 Backward Sequence Number (BSN) Register TRS7BSNR 0xN170 - 0xN17F Receive DS-0 Monitor Registers RDS0MR 0xN15F - 0xN1CF Transmit DS-0 Monitor Registers TDS0MR 0xN170 - 0xN15F Transmit SS7 Link Status Signal Unit (LSSU) SF0 Registers TSS7LIR 0xN176 Transmit Alarm Test Register REVID 0x01FF Time Slot (payload) Control (0xN300 - 0xN3FF) Transmit Channel Control Register 0-23 TCCR 0-23 0xN300 - 0xN317	Transmit SS7 Control Register 1	TSS7CR1	0xN15C - 0xN15E
SSM Receive FDL Register SSM Receive FDL Match 1 Register SSM Receive FDL Match 2 Register SSM Receive FDL Match 2 Register SSM Receive FDL Match 3 Register SSM Receive FDL Match 3 Register SSM Receive FDL Match 3 Register SSM Transmit FDL Register SSM Transmit Byte Count Register TFDLR OxN175 SSM Transmit Byte Count Register TBCR OxN176 Transmit SS7 Forward Sequence Number (FSN) Register TSS7FSNR OxN17A - 0xN17C Transmit SS7 Backward Sequence Number (BSN) Register TSS7BSNR OxN17D - 0xN17F Receive DS-0 Monitor Registers TDS0MR OxN15F - 0xN1CF Transmit DS-0 Monitor Registers TDS0MR OxN15D - 0xN1EF Transmit SS7 Length Indicator (LI) Registers TSS7LIR OxN1F0 - 0xN1F2 Transmit SS7 Link Status Signal Unit (LSSU) SF0 Registers TSS7LSSUSF0R OxN1F3 - 0xN1F5 Receive SS7 RxSOT Delay Count Register TATR OxN1FB Device ID Register REVID Ox01FE Revision Number Register TRANSMIT Channel Control (0xN300 - 0xN3FF) Transmit Channel Control Register 0-23 TCCR 0-23 OxN300 - 0xN317	BERT Control Register	BCR	0xN163
SSM Receive FDL Match 1 Register SSM Receive FDL Match 2 Register SSM Receive FDL Match 3 Register SSM Receive FDL Match 3 Register SSM Receive FDL Match 3 Register SSM Transmit FDL Register SSM Transmit Byte Count Register TFDLR OxN175 SSM Transmit Byte Count Register TBCR OxN176 Transmit SS7 Forward Sequence Number (FSN) Register TSS7FSNR OxN17A - 0xN17C Transmit SS7 Backward Sequence Number (BSN) Register TSS7BSNR OxN17D - 0xN17F Receive DS-0 Monitor Registers TDS0MR OxN15F - 0xN1CF Transmit DS-0 Monitor Registers TDS0MR OxN1D0 - 0xN1EF Transmit SS7 Length Indicator (LI) Registers TSS7LIR OxN1F0 - 0xN1F2 Transmit SS7 Link Status Signal Unit (LSSU) SF0 Registers TSS7LSSUSF0R OxN1F3 - 0xN1F5 Receive SS7 RxSOT Delay Count Register TATR OxN1FB Device ID Register TATR OxN1FB Device ID Register REVID Ox01FE Time Slot (payload) Control (0xN300 - 0xN3FF) Transmit Channel Control Register 0-23 TCCR 0-23 OxN300 - 0xN317	SSM BOC Control Register	BOCCR	0xN170
SSM Receive FDL Match 2 Register RFDLMR2 0xN173 SSM Receive FDL Match 3 Register RFDLMR3 0xN174 SSM Transmit FDL Register TFDLR 0xN175 SSM Transmit Byte Count Register TBCR 0xN176 Transmit SS7 Forward Sequence Number (FSN) Register TSS7FSNR 0xN17A - 0xN17C Transmit SS7 Backward Sequence Number (BSN) Register TSS7BSNR 0xN17D - 0xN17F Receive DS-0 Monitor Registers RDS0MR 0xN15F - 0xN1CF Transmit DS-0 Monitor Registers TDS0MR 0xN16D - 0xN1EF Transmit SS7 Length Indicator (LI) Registers TSS7LIR 0xN1F0 - 0xN1F2 Transmit SS7 Link Status Signal Unit (LSSU) SF0 Registers TSS7LSSUSF0R 0xN1F3 - 0xN1F5 Receive SS7 RxSOT Delay Count Register RSS7RXSOTDCR 0xN1F6 Transmit Alarm Test Register TATR 0xN1FB Device ID Register REVID 0x01FF Time Slot (payload) Control (0xN300 - 0xN3FF) Transmit Channel Control Register 0-23 TCCR 0-23 0xN300 - 0xN317	SSM Receive FDL Register	RFDLR	0xN171
SSM Receive FDL Match 3 Register SSM Transmit FDL Register SSM Transmit Byte Count Register TFDLR OxN175 SSM Transmit Byte Count Register TBCR OxN176 Transmit SS7 Forward Sequence Number (FSN) Register TSS7FSNR OxN17A - 0xN17C Transmit SS7 Backward Sequence Number (BSN) Register TSS7BSNR OxN17D - 0xN17F Receive DS-0 Monitor Registers RDS0MR OxN15F - 0xN1CF Transmit DS-0 Monitor Registers TDS0MR OxN100 - 0xN1EF Transmit SS7 Length Indicator (LI) Registers TSS7LIR OxN1F0 - 0xN1F2 Transmit SS7 Link Status Signal Unit (LSSU) SF0 Registers TSS7LSSUSF0R OxN1F3 - 0xN1F5 Receive SS7 RxSOT Delay Count Register RSS7RXSOTDCR OxN1F6 Transmit Alarm Test Register TATR OxN1FB Device ID Register REVID Ox01FF Time Slot (payload) Control (0xN300 - 0xN3FF) Transmit Channel Control Register 0-23 TCCR 0-23 OxN300 - 0xN317	SSM Receive FDL Match 1 Register	RFDLMR1	0xN172
SSM Transmit FDL Register TFDLR 0xN175 SSM Transmit Byte Count Register Transmit SS7 Forward Sequence Number (FSN) Register Transmit SS7 Backward Sequence Number (BSN) Register Transmit SS7 Backward Sequence Number (BSN) Register Receive DS-0 Monitor Registers RDS0MR 0xN17D - 0xN17F Transmit DS-0 Monitor Registers TDS0MR 0xN1D0 - 0xN1EF Transmit SS7 Length Indicator (LI) Registers TS7LIR 0xN1F0 - 0xN1F2 Transmit SS7 Link Status Signal Unit (LSSU) SF0 Registers TSS7LSSUSF0R 0xN1F3 - 0xN1F5 Receive SS7 RxSOT Delay Count Register RSS7RXSOTDCR 0xN1F6 Transmit Alarm Test Register TATR 0xN1FB Device ID Register TATR 0x01FE Revision Number Register Test Identify Ide	SSM Receive FDL Match 2 Register	RFDLMR2	0xN173
SSM Transmit Byte Count Register TBCR 0xN176 Transmit SS7 Forward Sequence Number (FSN) Register T\$S7F\$NR 0xN17A - 0xN17C Transmit SS7 Backward Sequence Number (BSN) Register Receive DS-0 Monitor Registers RDS0MR 0xN15F - 0xN15F Transmit DS-0 Monitor Registers TDS0MR 0xN1D0 - 0xN1EF Transmit SS7 Length Indicator (LI) Registers TSS7LIR 0xN1F0 - 0xN1F2 Transmit SS7 Link Status Signal Unit (LSSU) SF0 Registers TSS7LSSUSF0R 0xN1F3 - 0xN1F5 Receive SS7 RxS0T Delay Count Register RSS7RXS0TDCR 0xN1F6 Transmit Alarm Test Register TATR 0xN1FB Device ID Register DEVID 0x01FE Revision Number Register Time Slot (payload) Control (0xN300 - 0xN3FF) Transmit Channel Control Register 0-23 TCCR 0-23 0xN300 - 0xN317	SSM Receive FDL Match 3 Register	RFDLMR3	0xN174
Transmit SS7 Forward Sequence Number (FSN) Register TSS7FSNR OxN17A - 0xN17C Transmit SS7 Backward Sequence Number (BSN) Register Receive DS-0 Monitor Registers RDS0MR OxN15F - 0xN15F Transmit DS-0 Monitor Registers TDS0MR OxN16D - 0xN16F Transmit SS7 Length Indicator (LI) Registers TSS7LIR TSS7LIR OxN1F0 - 0xN1F2 Transmit SS7 Link Status Signal Unit (LSSU) SF0 Registers TSS7LSSUSF0R OxN1F3 - 0xN1F5 Receive SS7 RxS0T Delay Count Register RSS7RXSOTDCR OxN1F6 Transmit Alarm Test Register TATR OxN1FB Device ID Register REVID Ox01FF Time Slot (payload) Control (0xN300 - 0xN3FF) Transmit Channel Control Register 0-23 TCCR 0-23 OxN300 - 0xN317	SSM Transmit FDL Register	TFDLR	0xN175
Transmit SS7 Backward Sequence Number (BSN) Register Receive DS-0 Monitor Registers RDS0MR OxN15F - 0xN1CF Transmit DS-0 Monitor Registers TDS0MR OxN1D0 - 0xN1EF Transmit SS7 Length Indicator (LI) Registers TS7LIR TS7LIR OxN1F0 - 0xN1F2 Transmit SS7 Link Status Signal Unit (LSSU) SF0 Registers TS7LSSUSF0R OxN1F3 - 0xN1F5 Receive SS7 RxSOT Delay Count Register RSS7RXSOTDCR OxN1F6 Transmit Alarm Test Register TATR OxN1FB Device ID Register REVID Ox01FE Time Slot (payload) Control (0xN300 - 0xN3FF) Transmit Channel Control Register 0-23 TCCR 0-23 OxN300 - 0xN317	SSM Transmit Byte Count Register	TBCR	0xN176
Receive DS-0 Monitor Registers Transmit DS-0 Monitor Registers TDS0MR 0xN15F - 0xN1CF Transmit DS-0 Monitor Registers TDS0MR 0xN1D0 - 0xN1EF Transmit SS7 Length Indicator (LI) Registers TSS7LIR 0xN1F0 - 0xN1F2 Transmit SS7 Link Status Signal Unit (LSSU) SF0 Registers TSS7LSSUSF0R 0xN1F3 - 0xN1F5 Receive SS7 RxSOT Delay Count Register RSS7RXSOTDCR 0xN1F6 Transmit Alarm Test Register TATR 0xN1FB Device ID Register DEVID 0x01FE Revision Number Register REVID 0x01FF Time Slot (payload) Control (0xN300 - 0xN3FF) Transmit Channel Control Register 0-23 TCCR 0-23 0xN300 - 0xN317	Transmit SS7 Forward Sequence Number (FSN) Register	TSS7FSNR //	0xN17A - 0xN17C
Transmit DS-0 Monitor Registers TDS0MR 0xN1D0 - 0xN1EF Transmit SS7 Length Indicator (LI) Registers TSS7LIR 0xN1F0 - 0xN1F2 Transmit SS7 Link Status Signal Unit (LSSU) SF0 Registers TSS7LSSUSF0R 0xN1F3 - 0xN1F5 Receive SS7 RxSOT Delay Count Register RSS7RXSOTDCR 0xN1F6 Transmit Alarm Test Register TATR 0xN1FB Device ID Register DEVID 0x01FE Revision Number Register REVID 0x01FF Time Slot (payload) Control (0xN300 - 0xN3FF) Transmit Channel Control Register 0-23 TCCR 0-23 0xN300 - 0xN317	Transmit SS7 Backward Sequence Number (BSN) Register	TSS7BSNR	0xN17D - 0xN17F
Transmit SS7 Length Indicator (LI) Registers TSS7LIR 0xN1F0 - 0xN1F2 Transmit SS7 Link Status Signal Unit (LSSU) SF0 Registers TSS7LSSUSF0R 0xN1F3 - 0xN1F5 Receive SS7 RxSOT Delay Count Register RSS7RXSOTDCR 0xN1F6 Transmit Alarm Test Register TATR 0xN1FB Device ID Register DEVID 0x01FE Revision Number Register REVID 0x01FF Time Slot (payload) Control (0xN300 - 0xN3FF) Transmit Channel Control Register 0-23 0xN300 - 0xN317	Receive DS-0 Monitor Registers	RDS0MR	oxN15F - 0xN1CF
Transmit SS7 Link Status Signal Unit (LSSU) SF0 Registers Receive SS7 RxSOT Delay Count Register RSS7RXSOTDCR OxN1F6 Transmit Alarm Test Register Device ID Register Revision Number Register Time Slot (payload) Control (0xN300 - 0xN3FF) Transmit Channel Control Register 0-23 TSS7LSSUSF0R OxN1F3 - 0xN1F5 RSS7RXSOTDCR OxN1F6 OxN1FB Device ID Register REVID Ox01FF Time Slot (payload) Control (0xN300 - 0xN3FF)	Transmit DS-0 Monitor Registers	TDS0MR	0xN1D0 - 0xN1EF
Receive SS7 RxSOT Delay Count Register RSS7RXSOTDCR 0xN1F6 Transmit Alarm Test Register Device ID Register Revision Number Register Time Slot (payload) Control (0xN300 - 0xN3FF) Transmit Channel Control Register 0-23 TCCR 0-23 0xN300 - 0xN317	Transmit SS7 Length Indicator (LI) Registers	TSS7LIR	0xN1F0 - 0xN1F2
Transmit Alarm Test Register Device ID Register Device ID Register Revision Number Register Revision Number Register Time Slot (payload) Control (0xN300 - 0xN3FF) Transmit Channel Control Register 0-23 TCCR 0-23 0xN300 - 0xN317	Transmit SS7 Link Status Signal Unit (LSSU) SF0 Registers	TSS7LSSUSF0R	0xN1F3 - 0xN1F5
Device ID Register Revision Number Register Revision Number Register Revision Number Register Time Slot (payload) Control (0xN300 - 0xN3FF) Transmit Channel Control Register 0-23 TCCR 0-23 0xN300 - 0xN317	Receive SS7 RxSOT Delay Count Register	RSS7RXSOTDCR	0xN1F6
Revision Number Register REVID 0x01FF Time Slot (payload) Control (0xN300 - 0xN3FF) Transmit Channel Control Register 0-23 TCCR 0-23 0xN300 - 0xN317	Transmit Alarm Test Register	TATR	0xN1FB
Time Slot (payload) Control (0xN300 - 0xN3FF) Transmit Channel Control Register 0-23 TCCR 0-23 0xN300 - 0xN317	Device ID Register	DEVID	0x01FE
Transmit Channel Control Register 0-23 TCCR 0-23 0xN300 - 0xN317	Revision Number Register	REVID	0x01FF
<u> </u>	Time Slot (payload) Control (0xN300 - 0xN3FF)	•	
T	Transmit Channel Control Register 0-23	TCCR 0-23	0xN300 - 0xN317
Transmit User Code Register 0-23 TUCR 0-23 0xN320 - 0xN337	Transmit User Code Register 0-23	TUCR 0-23	0xN320 - 0xN337

8-CHANNEL T1/E1/J1 FRAMER/LIU COMBO - T1 REGISTER DESCRIPTION

TABLE 1: REGISTER SUMMARY

Function	SYMBOL	HEX
Transmit Signaling Control Register 0-23	TSCR 0-23	0xN340 - 0xN357
Receive Channel Control Register 0-23	RCCR 0-23	0xN360 - 0xN377
Receive User Code Register 0-23	RUCR 0-23	0xN380 - 0xN397
Receive Signaling Control Register 0-23	RSCR 0-23	0xN3A0 - 0xN3B7
Receive Substitution Signaling Register 0-23	RSSR 0-23	0xN3C0 - 0xN3D7
Receive Signaling Array (0xN500 - 0xN51F)		
Receive Signaling Array Register 0	RSAR0-23	0xN500 - 0xN517
LAPDn Buffer 0		
LAPD Buffer 0 Control Register	LAPDBCR0	0xN600 - 0xN660
LAPDn Buffer 1		
LAPD Buffer 1 Control Register	LAPDBCR1	0xN700 - 0xN760
Performance Monitor		
Receive Line Code Violation Counter: MSB	RLCVCU	0xN900
Receive Line Code Violation Counter: LSB	RLCVCL	0xN901
Receive Frame Alignment Error Counter: MSB	RFAECU	0xN902
Receive Frame Alignment Error Counter: LSB	RFAECL	0xN903
Receive Severely Errored Frame Counter	RSEFC	0xN904
Receive Synchronization Bit (CRC-6) Error Counter: MSB	RSBBECU	0xN905
Receive Synchronization Bit (CRC-6) Error Counter: LSB	RSBBECL //	0xN906
Reserved - E1 Mode Only	2 11/2 15	0xN907 - 0xN908
Receive Slip Counter	RSC C	0xN909
Receive Loss of Frame Counter	RLFC	0xN90A
Receive Change of Frame Alignment Counter	RCOAC	0xN90B
LAPD Frame Check Sequence Error counter 1	LFCSEC1	0xN90C
PRBS bit Error Counter: MSB	PBECU	0xN90D
PRBS bit Error Counter: LSB	PBECL	0xN90E
Transmit Slip Counter	TSC	0xN90F
Excessive Zero Violation Counter: MSB	EZVCU	0xN910
Excessive Zero Violation Counter: LSB	EZVCL	0xN911
SS7 FCS Error Counter Registers	SS7FCSECR	0xN912 - 0xN914
LAPD Frame Check Sequence Error counter 2	LFCSEC2	0xN91C





REV. 1.0.0

TABLE 1: REGISTER SUMMARY

Function	SYMBOL	HEX
LAPD Frame Check Sequence Error counter 3	LFCSEC3	0xN92C
Interrupt Generation/Enable Register Address Map (0xNB00 - 0xNB	341)	
Block Interrupt Status Register	BISR	0xNB00
Block Interrupt Enable Register	BIER	0xNB01
Alarm & Error Interrupt Status Register	AEISR	0xNB02
Alarm & Error Interrupt Enable Register	AEIER	0xNB03
Framer Interrupt Status Register	FISR	0xNB04
Framer Interrupt Enable Register	FIER	0xNB05
Data Link Status Register 1	DLSR1	0xNB06
Data Link Interrupt Enable Register 1	DLIER1	0xNB07
Slip Buffer Interrupt Status Register	SBISR	0xNB08
Slip Buffer Interrupt Enable Register	SBIER	0xNB09
Receive Loopback code 0 Interrupt and Status Register	RLCISR0	0xNB0A
Receive Loopback code 0 Interrupt Enable Register	RLCIER0	0xNB0B
Reserved - E1 Mode Only	-	0xNB0C - 0xNB0D
Excessive Zero Status Register	EXZSR	0xNB0E
Excessive Zero Enable Register	EXZER	0xNB0F
SS7 Status Register for LAPD 1	\$\$7\$R1	0xNB10
SS7 Enable Register for LAPD 1	SS7ER1	0xNB11
RxLOS/CRC Interrupt Status Register	RLCISR	0xNB12
RxLOS/CRC Interrupt Enable Register	RLCIER	0xNB13
Receive Loopback code 1 Interrupt and Status Register	RLCISR1	0xNB14
Receive Loopback code 1 Interrupt Enable Register	RLCIER1	0xNB15
Data Link Status Register 2	DLSR2	0xNB16
Data Link Interrupt Enable Register 2	DLIER2	0xNB17
SS7 Status Register for LAPD 2	SS7SR2	0xNB18
SS7 Enable Register for LAPD 2	SS7ER2	0xNB19
Receive Loopback code 2 Interrupt and Status Register	RLCISR2	0xNB1A
Receive Loopback code 2 Interrupt Enable Register	RLCIER2	0xNB1B
Receive Loopback code 3 Interrupt and Status Register	RLCISR3	0xNB1C
Receive Loopback code 3 Interrupt Enable Register	RLCIER3	0xNB1D
Receive Loopback code 4 Interrupt and Status Register	RLCISR4	0xNB1E
Receive Loopback code 4Interrupt Enable Register	RLCIER4	0xNB1F

8-CHANNEL T1/E1/J1 FRAMER/LIU COMBO - T1 REGISTER DESCRIPTION

TABLE 1: REGISTER SUMMARY

Function	SYMBOL	HEX
Receive Loopback code 5 Interrupt and Status Register	RLCISR5	0xNB20
Receive Loopback code 5 Interrupt Enable Register	RLCIER5	0xNB21
Receive Loopback code 6 Interrupt and Status Register	RLCISR6	0xNB22
Receive Loopback code 6 Interrupt Enable Register	RLCIER6	0xNB23
Receive Loopback code 7 Interrupt and Status Register	RLCISR7	0xNB24
Receive Loopback code 7 Interrupt Enable Register	RLCIER7	0xNB25
Data Link Status Register 3	DLSR3	0xNB26
Data Link Interrupt Enable Register 3	DLIER3	0xNB27
SS7 Status Register for LAPD 3	SS7SR3	0xNB28
SS7 Enable Register for LAPD 3	SS7ER3	0xNB29
Customer Installation Alarm Status Register	CIASR	0xNB40
Customer Installation Alarm Interrupt Enable Register	CIAIER	0xNB41
BOC Interrupt Status Register	BOCISR	0xNB70
BOC Interrupt Enable Register	BOCIER	0xNB71
Reserved	-	0xNB72 - 0xNB73
BOC Unstable Interrupt Status Register	BOCUSR	0xNB74
BOC Unstable Interrupt Enable Register	BOCUER	0xNB75
LIU Register Summary - Channel Control Registers		
LIU Channel Control Register 0	LIUCCR0	0x0FN0
LIU Channel Control Register 1	LIUCCR1	0x0FN1
LIU Channel Control Register 2	LIUCCR2	0x0FN2
LIU Channel Control Register 3	LIUCCR3 0	0x0FN3
LIU Channel Control Interrupt Enable Register	LIUCCIER	0x0FN4
LIU Channel Control Status Register	LIUCCSR	0x0FN5
LIU Channel Control Interrupt Status Register	LIUCCISR	0x0FN6
LIU Channel Control Cable Loss Register	LIUCCCCR	0x0FN7
LIU Channel Control Arbitrary Register 1	LIUCCAR1	0x0FN8
LIU Channel Control Arbitrary Register 2	LIUCCAR2	0x0FN9
LIU Channel Control Arbitrary Register 3	LIUCCAR3	0x0FNA
LIU Channel Control Arbitrary Register 4	LIUCCAR4	0x0FNB
LIU Channel Control Arbitrary Register 5	LIUCCAR5	0x0FNC
LIU Channel Control Arbitrary Register 6	LIUCCAR6	0x0FND
LIU Channel Control Arbitrary Register 7	LIUCCAR7	0x0FNE





REV. 1.0.0

Function	SYMBOL	HEX
LIU Channel Control Arbitrary Register 8	LIUCCAR8	0x0FNF
Reserved		0x0F80 -
	-	0x0FDF
LIU Register Summary - Global Control Registers		
LIU Global Control Register 0	LIUGCR0	0x0FE0
LIU Global Control Register 1	LIUGCR1	0x0FE1
LIU Global Control Register 2	LIUGCR2	0x0FE2
LIU Global Control Register 3	LIUGCR3	0x0FE4
LIU Global Control Register 4	LIUGCR4	0x0FE9
LIU Global Control Register 5	LIUGCR5	0x0FEA
Reserved	-	0x0FEB - 0x0FEF
LIU Register Summary - BITS Enable Registers		
LIU Transmit BITS Enable	LIUTXBITSEN	0x0FF0
LIU Receive BITS Enable	LIURXBITSEN	0x0FF1
Reserved	-	0x0FF2 - 0x0FFF
Otto Otto Otto Otto Otto Otto Otto Otto	LIURXBITSEN LIURXBITSEN - OBSINATION OF THE PROPERTY OF THE	

1.0 REGISTER DESCRIPTIONS - T1 MODE

All address on this register description is shown in HEX format

TABLE 2: CLOCK SELECT REGISTER(CSR)

Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION
7	LCV Insert	R/W	0	Line Code Violation Insertion This bit is used to force a Line Code Violation (LCV) on the transmit output of TTIP/TRING. A "0" to "1" transition on this bit will cause a single LCV to be inserted on the transmit output of TTIP/TRING.
6	Set T1 Mode	R/W	0	T1 Mode select This bit is used to program the individual channel to operate in either T1 or E1 mode. 0 = Configures the selected channel to operate in E1 mode. 1 = Configures the selected channel to operate in T1 mode.
5	Sync All Transmit- ters to 8kHz	RAW	Pay nox	Sync All Transmit Framers to 8kHz This bit permits the user to configure the Transmit T1 Framer block to synchronize its "transmit output" frame alignment with the 8kHz signal that is derived from the MCLK PLL, as described below. 0 - Disables the "Sync all Transmit Framers to 8kHz" feature. 1 - Enables the "Sync all Transmit Framers to 8kHz" feature. Note: This bit is only active if the MCLK PLL is used as the "Timing Source" for the Transmit T1 Framer" blocks. CSS[1:0] of this register allows users to select the transmit source of the framer.
4	Clock Loss Detect	R/W	1	Clock Loss Detect Enable/Disable Select This bit enables a clock loss protection feature for the Framer whenever the recovered line clock is used as the timing source for the transmit section. If the LIU loses clock recovery, the Clock Distribution Block will detect this occurrence and automatically begin to use the internal clock derived from MCLK PLL as the Transmit source, until the LIU is able to regain clock recovery. 0 = Disables the clock loss protection feature. 1 = Enables the clock loss protection feature. Note: This bit needs to be enabled in order to detect the clock closs detection interrupt status (address: 0xNB00, bit 5)
3:2	Reserved	R/W	00	Reserved





REV. 1.0.0

TABLE 2: CLOCK SELECT REGISTER(CSR)

Віт	Function	Түре	DEFAULT		DESCRIPTION-OPERATION	
1:0	CSS[1:0]	R/W	01	These bits c and TxMSYI	ce Select elect the timing source for the Transi an also determine the direction of Tx NC in base rate operation mode (1.5) e (1.544MHz Clock Mode):	SERCLK, TxSYNC,
				CSS[1:0]	TRANSMIT SOURCE FOR THE TRANSMIT T1 FRAMER BLOCK	DIRECTION OF TXSERCLK
		13		00/11	Loop Timing Mode The recovered line clock is chosen as the timing source.	Output
	9	S. S	produce are	01	External Timing Mode The Transmit Serial Input Clock from the TxSERCLK_n input pin is chosen as the timing source.	Input
		an	y dro	610 0	Internal Timing Mode The MCLK PLL is chosen as the timing source.	Output
			Sr.	depe 0xN Sync	YNC/TxMSYNC can be programme ending on the setting of SYNC INV bi 109, bit 4. Please see Register phronization Mux Register (SMR - 0x gh-Speed or multiplexed modes, TxS NC are all configured as INPUTS only	it in Register Address Description for the N109) Table 10.
					gh-Speed or multiplexed modes, TxS NC are all configured as INPUTS only	Ġ



TABLE 3: LINE INTERFACE CONTROL REGISTER (LICR)

equipment, as described below. 0 - Configures the transmit direction circuitry to transmit "normal" traffic 1 - Configures the transmit direction circuitry to transmit the LOS Pattern. 6 Reserved R/W 0 Single Rail Mode This bit can only be set if the LIU Block is also set to single rail mode. See Register 0xNFE0, bit 7. 0 - Dual Rail 1 - Single Rail 5:4 LB[1:0] R/W 00 Framer Loopback Selection These bits are used to select any of the following loop-back modes for	Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
This bit can only be set if the LIU Block is also set to single rail mode. See Register 0xNFE0, bit 7. 0 - Dual Rail 1 - Single Rail Framer Loopback Selection These bits are used to select any of the following loop-back modes for the framer section. For LIU loopback modes, see the LIU configuration registers. LB[1:0] TYPES OF LOOPBACK SELECTED 00 Normal Mode (No LoopBack) Pramer Local LoopBack: When framer local loopback is enabled, the transmit PCM input data is looped back to the receive PCM output data. The receive input data at RTIP/RRING is ignored while an All Ones Signal is transmitted out to the line interface. 10 Framer Far End (Remote) Line LoopBack: When framer remote loopback is enabled, the digital data enters the framer interface, however does not enter the framing blocks. The receive ingital data from the LIU is allowed to pass through the LIU Decoder/ Encoder circuitry before returning to the line interface. 11 Framer Payload LoopBack: When framer payload loopback is enabled, the raw data within the receive time slots are looped back to the transmit framer block where the data is re-framed according to the transmit timing.	7	FORCE_LOS	R/W	0	This bit permits the user to configure the transmit direction circuitry (within the channel) to transmit the LOS pattern to the remote terminal equipment, as described below. 0 - Configures the transmit direction circuitry to transmit "normal" traffic. 1 - Configures the transmit direction circuitry to transmit the LOS
These bits are used to select any of the following loop-back modes for the framer section. For LIU loopback modes, see the LIU configuration registers. LB[1:0] TYPES OF LOOPBACK SELECTED 00	6	Reserved	R/W	0	This bit can only be set if the LIU Block is also set to single rail mode. See Register 0xNFE0, bit 7. 0 - Dual Rail
When framer local loopback is enabled, the transmit PCM input data is looped back to the receive PCM output data. The receive input data at RTIP/RRING is ignored while an All Ones Signal is transmitted out to the line interface. 10 Framer Far-End (Remote) Line LoopBack: When framer remote loopback is enabled, the digital data enters the framer interface, however does not enter the framing blocks. The receive digital data from the LIU is allowed to pass through the LIU Decoder/Encoder circuitry before returning to the line interface. 11 Framer Payload LoopBack: When framer payload loopback is enabled, the raw data within the receive time slots are looped back to the transmit framer block where the data is re-framed according to the transmit timing.	5:4	LB[1:0]		97	
When framer local loopback is enabled, the transmit PCM input data is looped back to the receive PCM output data. The receive input data at RTIP/RRING is ignored while an All Ones Signal is transmitted out to the line interface. 10 Framer Far-End (Remote) Line LoopBack: When framer remote loopback is enabled, the digital data enters the framer interface, however does not enter the framing blocks. The receive digital data from the LIU is allowed to pass through the LIU Decoder/Encoder circuitry before returning to the line interface. 11 Framer Payload LoopBack: When framer payload loopback is enabled, the raw data within the receive time slots are looped back to the transmit framer block where the data is re-framed according to the transmit timing.			1	5 2	LB[1:0] TYPES OF LOOPBACK SELECTED
according to the transmit timing.				ay not	When framer local loopback is enabled, the transmit PCM input data is looped back to the receive PCM output data. The receive input data at RTIP/RRING is ignored while an All Ones Signal is transmitted out to the line interface. 10 Framer Far-End (Remote) Line LoopBack: When framer remote loopback is enabled, the digital data enters the framer interface, however does not enter the framing blocks. The receive digital data from the LIU is allowed to pass through the LIU Decoder/Encoder circuitry before returning to the line interface. 11 Framer Payload LoopBack: When framer payload loopback is enabled, the raw data within the receive time slots are looped back to the
	3:2	Reserved	R/W	0	

XRT86VX38A





HEX ADDRESS: 0xN101

REV. 1.0.0

TABLE 3: LINE INTERFACE CONTROL REGISTER (LICR)

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
1	Encode B8ZS	R/W	0	Encode AMI or B8ZS/HDB3 Line Code Select This bit enables or disables the B8ZS/HDB3 encoder on the transmit path. 0 = Enables the B8ZS encoder. 1 = Disables the B8ZS encoder. Note: When B8ZS encoder is disabled, AMI line code is used.
0	Decode AMI/B8ZS	R/W	0	Decode AMI or B8ZS/HDB3 Line Code Select This bit enables or disables the B8ZS/HDB3 decoder on the receive path. 0 = Enables the B8ZS decoder. 1 = Disables the B8ZS decoder. Note: When B8ZS decoder is disabled, AMI line code is received.

Note: When Box.

8-CHANNEL T1/E1/J1 FRAMER/LIU COMBO - T1 REGISTER DESCRIPTION

TABLE 4: GENERAL PURPOSE INPUT/OUTPUT 0 CONTROL REGISTER(GPIOCR0)

Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION
7-4	GPIO0_3DIR GPIO0_2DIR GPIO0_1DIR GPIO0_0DIR	R/W	1111	 GPIO0_3/GPIO0_2/GPIO0_1/GPIO0_0 Direction These bits permit the user to define the General Purpose I/O Pins, GPIO0_3/GPIO0_2/GPIO0_1/GPIO0_0 as either Input pins or Output pins, as described below. 0 - Configures GPIO0_3/GPIO0_2/GPIO0_1/GPIO0_0 to function as input pins. 1 - Configures GPIO0_3/GPIO0_2/GPIO0_1/GPIO0_0 to function as output pins. 1. If GPIO0_3/GPIO0_2/GPIO0_1/GPIO0_0 are configured to function as input pins, then the user can monitor the state of these input pins by reading out the state of Bit 3-0 (GPIO0_3/GPIO0_2/GPIO0_1/GPIO0_0) within this register. 2. If GPIO0_3/GPIO0_2/GPIO0_1/GPIO0_0 are configured to function as output pins, then the user can control the state of these output pins by writing the appropriate value into Bit 3-0 (GPIO0_3/GPIO0_2/GPIO0_1/GPIO0_0) within this register.
3-0	GPIO0_3 GPIO0_2 GPIO0_1 GPIO0_0	R/W	20000	GPIO0_3/GPIO0_2/GPIO0_1/GPIO0_0 Control The exact function of this bit depends upon whether General Purpose I/O Pins, GPIO0_3/GPIO0_2/GPIO0_1/GPIO0_0 have been configured to function as input or output pins, as described below. If GPIO0_3/GPIO0_2/GPIO0_1/GPIO0_0 are configured to function as input pins: If GPIO0_3/GPIO0_2/GPIO0_1/GPIO0_0 are configured to function as input pins, then the user can monitor the state of the corresponding input pin by reading out the state of these bits. Note: If GPIO0_3/GPIO0_2/GPIO0_1/GPIO0_0 are configured to function as input pins, then writing to this particular register will have no effect on the state of this pin. If GPIO0_3/GPIO0_2/GPIO0_1/GPIO0_0 are configured to function as output pins: If GPIO0_3/GPIO0_2/GPIO0_1/GPIO0_0 are configured to function as output pins, then the user can control the state of the corresponding output pin by writing the appropriate value to these bits. Note: GPIO0_3/GPIO0_2/GPIO0_1/GPIO0_0 can be configured to function as input or output pins, by writing the appropriate value to Bit 7-4 (GPIO0_3DIR/GPIO0_2DIR/GPIO0_1DIR/GPIO0_0DIR) within this register.



TABLE 5: GENERAL PURPOSE INPUT/OUTPUT 1 CONTROL REGISTE	R(GPIOCR1) HEX ADDRESS: 0x4102
---	--------------------------------

Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION
7-4	GPIO1_3DIR GPIO1_2DIR GPIO1_1DIR GPIO1_0DIR	R/W	0000	 GPIO1_3/GPIO1_2/GPIO1_1/GPIO1_0 Direction These bits permit the user to define the General Purpose I/O Pins, GPIO1_3/GPIO1_2/GPIO1_1/GPIO1_0 as either Input pins or Output pins, as described below. 0 - Configures GPIO1_3/GPIO1_2/GPIO1_1/GPIO1_0 to function as input pins. 1 - Configures GPIO1_3/GPIO1_2/GPIO1_1/GPIO1_0 to function as output pins. 1. If GPIO1_3/GPIO1_2/GPIO1_1/GPIO1_0 are configured to function as input pins, then the user can monitor the state of these input pins by reading out the state of Bit 3-0 (GPIO1_3/GPIO1_2/GPIO1_1/GPIO1_0) within this register. 2. If GPIO1_3/GPIO1_2/GPIO1_1/GPIO1_0 are configured to function as output pins, then the user can control the state of these output pins by writing the appropriate value into Bit 3-0 (GPIO1_3/GPIO1_2/GPIO1_1/GPIO1_0) within this register.
3-0	GPIO1_3 GPIO1_2 GPIO1_1 GPIO1_0	R/W	6000	GPIO1_3/GPIO1_2/GPIO1_1/GPIO1_0 Control The exact function of this bit depends upon whether General Purpose I/O Pins, GPIO1_3/GPIO1_2/GPIO1_1/GPIO1_0 have been configured to function as input or output pins, as described below. If GPIO1_3/GPIO1_2/GPIO1_1/GPIO1_0 are configured to function as input pins: If GPIO1_3/GPIO1_2/GPIO1_1/GPIO1_0 are configured to function as input pins, then the user can monitor the state of the corresponding input pin by reading out the state of these bits. Note: If GPIO1_3/GPIO1_2/GPIO1_1/GPIO1_0 are configured to function as input pins, then writing to this particular register will have no effect on the state of this pin. If GPIO1_3/GPIO1_2/GPIO1_1/GPIO1_0 are configured to function as output pins: If GPIO1_3/GPIO1_2/GPIO1_1/GPIO1_0 are configured to function as output pins, then the user can control the state of the corresponding output pin by writing the appropriate value to these bits. Note: GPIO1_3/GPIO1_2/GPIO1_1/GPIO1_0 can be configured to function as input or output pins, by writing the appropriate value to Bit 7-4 (GPIO1_3DIR/GPIO1_2DIR/GPIO1_1DIR/GPIO1_0DIR) within this register.

8-CHANNEL T1/E1/J1 FRAMER/LIU COMBO - T1 REGISTER DESCRIPTION



TABLE 6: FRAMING SELECT REGISTER (FSR)

Віт **FUNCTION** TYPE DEFAULT **DESCRIPTION-OPERATION** Signaling update on R/W 0 **Enable Robbed-Bit Signaling Update on Superframe Boundary** Superframe Boundaries on Both Transmit and Receive Direction This bit enables or disables robbed-bit signaling update on the superframe boundary for both the transmit and receive side of the framer. On the Receive Side: If signaling update is enabled, signaling data on the receive side (RxSIG pin and Signaling Array Register - RSAR) will be updated on the superframe boundary, otherwise, signaling data will be updated Yala Sheep Olica as soon as it is received. On the Transmit Side: If signaling update is enabled, any signaling data changes on the transmit side will be transmitted on the superframe boundary, otherwise, signaling data will be transmitted as soon as it is changed. 0 - Disables the signaling update feature for both transmit and receive. 1 - Enables the signaling update feature for both transmit and Force CRC Errors Force CRC Errors (To the Line Side) This bit permits the user to force the Transmit T1 Framer block to transmit CRC errors within the outbound T1 data-stream, as depicted below. 0 Disables CRC error transmission on the outbound T1 stream. 1 - Enables CRC error transmission on the outbound T1 stream. 5 J1_MODE R/W 0 J1 Mode This bit is used to configure the device in J1 mode. Once the device is configured in 11 mode, the following two changes will happen: 1. CRC calculation is done in J1 format. The J1 CRC6 calculation is based on the actual values of all 4632 bits in a T1 multiframe including Fe bits instead of assuming all Fe bits to be a one in T1 format. 2. Receive and Transmit Yellow Alarm signal format is interpreted per the J1 standard. (J1-SF or J1-ESF) 0 - Configures the device in T1 mode. (Default) 1 - Configures the device in J1 mode. NOTE: Users can select between J1-SF or J1-ESF by setting this bit and the T1 Framing Mode Select Bits[2:0] (Bits 2-0 within this register). ONEONLY R/W 0 **Allow Only One Sync Candidate** This bit is used to specify one of the synchronization criteria that the Receive T1 Framer block employs. 0 - Allows the Receive T1 Framer to select any one of the winners in the matching process when there are two or more valid synchronization patterns appear in the required time frame. 1 - Allows the Receive T1 Framer to declare success of match when there is only one candidate left in the required time frame.



REV. 1.0.0

TABLE 6: FRAMING SELECT REGISTER (FSR)

Віт	Function	Түре	DEFAULT		DESCR	IPTION-C	PERATIO	N		
3	FASTSYNC	R/W	0	Receive T1 If enabled, the earlier. The t with correct I	Algorithm ed to specify one Framer block em Receive T1 Fra able below spec F-bits that the T1 YNC" when FAS	nploys. It mer Blo tifies the 1 Receiv	f this "Fas ck will de number re framer	ster Sync clare synd of consect must rece	Algorith chroniza cutive fra eive in o	nm" is ation ames
					Framing		stSync = 0	FastS		
	01	1/2			ESF		96	48	3	
	O.	5 %	200		SF		48	24	1	
		SA	du		N		48	24	1	
		dh.	Ox Cy	6.	SLC ® 96		48	24	1	
		**	Product exarett	0 - Disables 1 - Enables I	FASTSYNC feat					
2-0	FSI[2:0]	R/W	000	These three that the char Bit 2 is MSB ferent framin three bits ac NOTE: Char	ging Framing for Framer block to L	ser to see in. 3. The formats to condergo	ellowing ta elected by on the fly' a "Refran	able show configuri will caus me" event	s the fiving thes	ve dif- se
					Framing ESF	FS[2]	FS[1]	FS[0]		
					SF	1	0	1		
					N	1	1	0		
					T1DM	1	1	1		
					SLC®96	1	0	0		



TABLE 7: ALARM GENERATION REGISTER (AGR)

Віт **FUNCTION** TYPE DEFAULT **DESCRIPTION-OPERATION** Yellow Alarm -R/W **One-Second Yellow Alarm Rule Enforcement** One Second This bit is used to enforce the one-second yellow alarm rule according to the yel-Rule low alarm (RAI) transmission duration per the ANSI standards. If the one second alarm rule is enforced, the following will happen: 1. RAI will be transmitted for at least one second for both ESF and SF. 2. There must be a minimum of one second delay between termination of the first RAI and the initiation of a subsequent RAI. 3. ALARM_ENB bit (see description of bit 6 of this register) controls the duration of RAI. 4. YEL[0] & YEL[1] (see description of bits 5-4 of this register) controls the format of RAI. If the one second alarm rule is NOT enforced, the following will happen: 1. RAI will be transmitted for at least one second for ESF and SF. 2. Minimum one second delay between termination of the first RAI and the initiation of the subsequent RAI is NOT enforced. 3. YEL[0] and YEL[1] bits (see description of bits 5-4 of this register) are used to control the duration AND the format of RAI transmission. 0 - The one-second yellow alarm rule is NOT enforced. 1 - The one-second yellow alarm rule is enforced. NOTE: When setting this bit to '0', yellow alarm transmission will be backward compatible with the XRT86L38 device. XRT86L38 does not support the one-second yellow alarm rule. **Yellow Alarm Transmission Enable** ALARM ENB R/W This bit is used to control the duration of yellow alarm (RAI) when the one-second yellow alarm rule is enforced (bit 7 of this register set to'1'). When the one-second vellow alarm rule is not enforced (bit 7 of this register set to'0'), the duration of the RAI is controlled by the YEL[0] and YEL[1] bits (bits 5-4

If the one-second alarm rule is enforced:

0 - Stop the transmission of yellow alarm (see description of bits 5-4). 1 - Start the transmission of yellow alarm (see description of bits 5-4). **NOTE:** This bit has no function if the one second alarm rule is not enforced.

of this register).

8-CHANNEL T1/E1/J1 FRAMER/LIU COMBO - T1 REGISTER DESCRIPTION



REV. 1.0.0

TABLE 7: ALARM GENERATION REGISTER (AGR)

Віт	FUNCTION	Түре	DEFAULT	Description-Operation				
5-4	YEL[1:0]	R/W	00	The exact fu alarm rule is explained in	m (RAI) Duration and Format nction of these bits depends on whether or not the one-second yellow enforced. (Bit 7 of this register). The decoding of these bits are Table 8 and Table 9 below. ELLOW ALARM DURATION AND FORMAT WHEN ONE SECOND RULE IS NOT			
				TABLE 0. T	ENFORCED			
				YEL[1:0]	YELLOW ALARM DURATION AND FORMAT			
				00	Disable the transmission of yellow alarm			
			the shoot and	01	SF or N mode: RAI is transmitted as bit 2 = 0 (second MSB) in all DS0 data channel. T1DM mode: RAI is transmitted as Y-bit = 0 (6th bit in the SYNC byte). ESF mode: 1. If YEL[0] bit is set 'high' for a duration shorter or equal to the time required to transmit 255 patterns of 1111_1111_0000_0000 on the 4-kbit/s data link bits (M1-M12), RAI is transmitted for 255 patterns.of 1111_1111_0000_0000 (approximately 1 second) 2. If YEL[0] bit is set 'high' for a duration longer than the time required to transmit 255 patterns of 1111_1111_0000_0000 on the 4-kbit/s data link bits (M1-M12), RAI transmission continues until YEL[0] bit is set 'low'. 3. If YEL[0] bit forms another pulse during the RAI transmission, it resets the pattern counter and extends the RAI duration for another 255 patterns of 1111_1111_0000_0000. (approximately 1 second) SF mode: RAI is transmitted as a "1" in the Fs bit of frame 12 (This is RAI for J1 SF standard). T1DM mode: RAI is controlled by the duration of YEL[1] bit. This allows continuous RAI of any length. SF, N, and T1DM mode: RAI format is the same as described above when YEL[1:0] is set to'01'. except that format of RAI is transmitted as 255 patterns of 1111_1111_1111_1111 (sixteen ones) on the 4kbits/s data link bits			
					instead of 255 patterns of 1111_1111_0000_0000. Note: 255 patterns of 1111_1111_1111 is the J1 ESF RAI standard)			

8-CHANNEL T1/E1/J1 FRAMER/LIU COMBO - T1 REGISTER DESCRIPTION

TABLE 7: ALARM GENERATION REGISTER (AGR)

Віт	Function	Түре	DEFAULT		DESCRIPTION-OPERATION				
5-4	YEL[1:0]	R/W	00	(Continued	1)				
				TABLE 9: YELLOW ALARM FORMAT WHEN ONE SECOND RULE IS ENFORCE					
				YEL[1:0]	YELLOW ALARM FORMAT				
				00	Disable the transmission of yellow alarm				
			the sheet of	01	SF or N mode: RAI is transmitted as bit 2 = 0 (second MSB) in all DS0 data channel. T1DM mode: RAI is transmitted as Y-bit = 0 (6th bit in the SYNC byte). ESF mode: YEL[1:0] controls the format of RAI. When YEL[1:0] is set to'01', RAI is transmitted as 255 patterns of 1111_1111_0000_0000 on the 4-kbit/s data link (M1-M12) (approximately 1 second). ALARM_ENB (Bit 6 of this register) controls the duration of RAI as described below: 1. If ALARM_ENB bit is set 'high' for a duration shorter or equal to the time required to transmit 255 pattern of 1111_1111_0000_0000 on the 4-kbit/s data link (M1-M12), RAI is transmitted for 255 patterns. (approximately 1 second) 2. If ALARM_ENB bit is set 'high' for a duration longer than the time required to transmit 255 patterns of 1111_111_111_0000_0000 on the 4-kbit/s data link (M1-M12), RAI continues until ALARM_ENB bit is set 'low'. 3. If ALARM_ENB forms another pulse during an alarm transmission, it resets the pattern counter and extends the RAI duration for another 255 patterns.(approximately 1 second) NOTE: A minimum of one second delay between termination of the first RAI and the initiation of a subsequent RAI is enforced. SF mode: RAI is transmitted as a '1' in the Fs bit of frame 12 (This is RAI for J1 SF standard). T1DM mode: RAI is controlled by the duration of ALARM_ENB bit. This allows continuous RAI of any length. SF, N, and T1DM mode: RAI format is the same as described above when YEL[1:0] is set to'01', except that format of RAI is transmitted as 255 patterns of 1111_1111_1111_110 nthe 4kbits/s data link bits (J1 ESF standard) instead of 255 patterns of 1111_1111_0000_0000.				





REV. 1.0.0

TABLE 7: ALARM GENERATION REGISTER (AGR)

Віт	FUNCTION	Түре	DEFAULT		DESCRIPTION-OPERATION						
3-2	Transmit AIS Pattern Select[1:0]	R/W	00	These two bits p 1. To select the a transmit to the re 2. To command	ettern Select[1:0]: ermit the user to do the following. appropriate AIS Pattern that the Transmit T1 Framer block to the mote terminal equipment, and (via Software Control) the Transmit T1 Framer block to trans S Pattern to the remote terminal equipment, as depicted be	nsmit					
				AISG[1:0]	Types of AIS Patterns Transmitted						
			1/2	00/10	Disable AIS Alarm Generation The Transmit T1 Framer block will transmit "normal" T1 traffic to the remote terminal equipment.						
			a la sh	01	Enable Unframed AIS Alarm Generation Transmit T1 Framer block will transmit an Unframed All Ones Pattern, as an AIS Pattern.						
			an	11 ×	Enable Framed AIS Alarm Generation Transmit T1 Framer block will transmit a Framed, All Ones Pattern, as the AIS Pattern.						
					nal operation (e.g., to configure the Transmit T1 Framer b normal T1 traffic) the user should set this bit to "[X, 0]"	olock to					
1-0	AIS Defect Declaration Criteria [1:0]	R/W	00	These bits permi	laration Criteria[1:0]: It the user to specify the types of AIS Patterns that the Rece ast detect before it will declare the AIS defect condition.	eive T1					
				AISD[1:0]	AIS Defect Declaration Criteria						
				00/10	AIS Detection Disabled AIS Defect Condition will NOT be declared.						
				01	Enable Unframed and Framed AIS Alarm Detection ReceiveT1 Framer block will detect both Unframed and Framed AIS pattern						
				11	Enable Framed AIS Alarm Detection Receive T1 Framer block will detect only Framed AIS pattern	-					

REV. 1.0.0

8-CHANNEL T1/E1/J1 FRAMER/LIU COMBO - T1 REGISTER DESCRIPTION

TABLE 10: SYNCHRONIZATION MUX REGISTER (SMR)

Віт	Function	Түре	DEFAULT	Description-Operation
7	Reserved	-	-	Reserved
6	MFRAMEALIGN	R/W	0	Transmit Multiframe Sync Alignment This bit forces Transmit T1 framer block to align with the backplane multiframe boundary (TxMSYNC_n). 0 = Do not force the transmit T1 framer block to align with the TxM-SYNC signal. 1 = Force the transmit T1 framer block to align with the TxMSYNC signal. Note: This bit is not used in base rate (1.544MHz Clock) mode.
5	MSYNC	R/W	o Sucre of the not be	Transmit Super Frame Boundary This bit provides an option to use the transmit single frame boundary (TxSYNC) as the transmit multi-frame boundary (TxMSYNC) in high speed or multiplexed modes. In 1.544MHz clock mode (base rate), the TxMSYNC is used as the transmit superframe boundary, in other clock modes (i.e. high speed or multiplexed modes), TxMSYNC is used as an input transmit clock for the backplane interface. 0 = Configures the TxSYNC as a single frame boundary. 1 = Configures the TxSYNC as a superframe boundary (TxMSYNC) in high-speed or multiplexed mode. NOTE: This bit is not used in base rate (1.544MHz Clock) mode.





TABLE 10: SYNCHRONIZATION MUX REGISTER (SMR)

Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION
4	Transmit Frame Sync Select	R/W She and	o product way no	Transmit Frame Sync Select This bit permits the user to configure the System-Side Terminal Equipment or the T1 Transmit Framer to dictate whenever the Transmit T1 Framer block will initiate its generation and transmission of the very next T1 frame. If the system side controls, then all of the following will be true. 1. The corresponding TxSync_n and TxMSync_n pins will function as input pins. 2. The Transmit T1 Framer block will initiate its generation of a new T1 frame whenever it samples the corresponding "TxSync_n" input pin "high" (via the TxSerClk_n input clock signal). 3. The Transmit T1 Framer block will initiate its generation of a new Multiframe whenever it samples the corresponding "TxMSync_n" input pin "high". This bit can also be used to select the direction of the transmit single frame boundary (TxSYNC) and multi-frame boundary (TxMSYNC) depending on whether TxSERCLK is chosen as the timing source for the transmit section of the framer. (CSS[1:0] = 01 in register 0xN100) If TxSERCLK is chosen as the timing source: 0 = Configures TxSYNC and TxMSYNC as outputs. (Chip Controls) 1 = Configures TxSYNC and TxMSYNC as outputs. (Chip Controls) 1 = Configures TxSYNC and TxMSYNC as outputs. (Chip Controls) 1 = Configures TxSYNC and TxMSYNC as inputs. (System Side Controls) Note: TxSERCLK is chosen as the transmit clock if CSS[1:0] of the Clock Select Register (Register Address: 0xN100) is set to b01. Recovered Clock is chosen as the transmit clock if CSS[1:0] is set to b00 or b11; Internal Clock is chosen as the transmit clock if CSS[1:0] is set to b10.
3 - 2	Reserved	-	-	Reserved Sy Sc 1/2

REV. 1.0.0

8-CHANNEL T1/E1/J1 FRAMER/LIU COMBO - T1 REGISTER DESCRIPTION

TABLE 10: SYNCHRONIZATION MUX REGISTER (SMR)

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
1	CRC-6 Bits Source Select	R/W	0	CRC-6 Bits Source Select This bit permits the user to specify the source of the CRC-6 bits, within the outbound T1 data-stream, as depicted below. 0 - Configures the Transmit T1 Framer block to internally compute and insert the CRC-6 bits within the outbound T1 data-stream. 1 - Configures the Transmit T1 Framer block to externally accept data from the TxSer_n input pin, and to insert this data into the CRC-6 bits within the outbound T1 data-stream. This bit is ignored if CRC Multiframe Alignment is disabled
0	Framing Bits Source Select	R/W	O VIICK ON TOOK O	Framing Bits Source Select This bit is used to specify the source for the Framing bits that will be inserted into the outbound T1 frames. The Framing bits can be generated internally or inserted from the transmit serial input pin. (TxSER_n input pin) 0 = Configures the Transmit T1 Framer block to internally generate and insert the Framing bits into the outbound T1 data stream. 1 = Configures the Transmit T1 Framer block to externally accept framing bits from the TxSer_n input pin, and to insert this data to the outbound T1 data-stream.



REV. 1.0.0

TABLE 11: TRANSMIT SIGNALING AND DATA LINK SELECT REGISTER (TSDLSR)

HEX ADDRESS:0xN10A

Віт	Function	Түре	DEFAULT		DESCRIPTION-OPERATION
7	Reserved	-	-	Reserved	
6	Reserved	-	-	Reserved	
5-4	TxDLBW[1:0]	R/W	00	These two bits a sage transmissi 4kHz rate or at a the configuration four different co	Link Bandwidth[1:0] are used to select the bandwidth for data link meson. Data Link messages can be transmitted at a 2kHz rate on odd or even framing bits depending on of these three bits. The table below specifies the nfigurations.
	04	13		TxDLBW[1:0]	TRANSMIT DATA LINK BANDWIDTH SELECTED
	A)	9 6	200	00	Data link bits are inserted in every frame. Facility Data Link Bits (FDL) is a 4kHz data link channel.
		and	Product of are	01	Data link bits are inserted in every other frame. Facility Data Link Bits (FDL) is a 2kHz data link channel carried by odd framing bits (Frames 1,5,9)
			May no	10h0du	Data link bits are inserted in every other frame. Facility Data Link Bits (FDL) is a 2kHz data link channel carried by even framing bits (Frames 3,7,11)
				6 40x	Reserved
				and N f	only applies to T1 ESF framing format. For SLC96 raming formats, FDL is a 4kHz data link channel. For FDL is a 8kHz data link channel.
3-2	TxDE[1:0]	R/W	00	These two bits s	imeSlot Source Select[1:0]: specify the source for transmit D/E time slots. The ws the different sources from which D/E time slots
				TxDE[1:0]	SOURCE FOR TRANSMIT D/E TIMESLOTS
					TxSER_n input pin - The D/E time slots are inserted from the transmit serial data input pin (TxSER_n) pin.
					Transmit LAPD Controller - The D/E time slots are inserted from LAPD Controller.
				10	Reserved
					TxFRTD_n - The D/E time slots are inserted from the transmit fractional input pin.

REV. 1.0.0

8-CHANNEL T1/E1/J1 FRAMER/LIU COMBO - T1 REGISTER DESCRIPTION

TABLE 11: TRANSMIT SIGNALING AND DATA LINK SELECT REGISTER (TSDLSR)

HEX ADDRESS: 0xN10A

Віт	Function	Түре	DEFAULT		DESCRIPTION-OPERATION
1-0	TxDL[1:0]	R/W	00	These two bits inserted in the	specify the source for data link bits that will be outbound T1 frames. The table below shows the three es from which data link bits can be inserted.
				TxDL[1:0]	SOURCE FOR DATA LINK BITS
				00	Transmit LAPD Controller #1 / SLC96 Buffer - The Data Link bits are inserted from the Transmit LAPD Controller #1 or SLC96 Buffer. Note: LAPD Controller #1 is the only LAPD controller that can be used to transport LAPD messages through the data link bits
	O D Ta	Dro h	%,	01	TxSER_n input pin - The Data Link bits are inserted from the transmit serial data input pin (TxSER_n) pin.
	Q	00,	0, (o	10	TxOH_n input pin - The Data Link bits are inserted from the transmit overhead input pin. (TxOH_n)
		9	6	11	Data Link bits are forced to 1.
			norb	onder bell	Data Link bits are forced to 1.



R) HEX ADDRESS: 0xN10B

TABLE 12: FRAMING CONTROL REGISTER (FCR)

Віт	Function	TYPE	DEFAULT	DESCRIPTION-OPERATION
7	Reframe	R/W	0	Force Reframe A '0' to '1' transition will force the Receive T1 Framer to restart the synchronization process. This bit field is automatically cleared (set to 0) after frame synchronization is reached.
6	Framing with CRC Checking	R/W	Orox.	Framing with CRC Checking in ESF This bit permits the user to include CRC verification as a part of the "T1/ESF Framing Alignment" process. If the user enables this feature, then the Receive T1 Framer block will also check and verify that the incoming T1 data-stream contains correct CRC data, prior to declaring the "In-Frame" condition. 0 - CRC Verification is NOT included in the "Framing Alignment" process. 1 - Receive T1 Framer block will also check for correct CRC values prior to declaring the "In-Frame" condition.
5-3	LOF Tolerance[2:0]	R/W	O OOO	LOF Defect Declaration Tolerance[2:0]: These bits along with the LOF_RANGE[2:0] bits are used to define the LOF Defect Declaration criteria. The Receive T1 Framer block will declare the LOF defect condition anytime it detects "LOF_Tolerance[2:0]" out of "LOF_Range[2:0] framing bit errors within the incoming T1 data-stream. The recommended LOF_TOLR value is 2. Note: A "0" value for LOF_TOLR is internally blocked. A LOF_TOLR value must be specified.
2-0	LOF_Range[2:0]	R/W	011	LOF Defect Declaration Range[2:0]: These bits along with the "LOF_Tolerance[2:0] bits are used to define the "LOF Defect Declaration" criteria. The Receive T1 Framer block will declare the LOF Defect condition anytime it has received "LOF_Tolerance[2:0] out of "LOF_Range[2:0] framing bit errors, within the incoming T1 data-stream. The recommended LOF_ANG value is 5. Note: A "0" value for LOF_RANG is internally blocked. A LOF_RANG value must be specified.

TABLE 13: RECEIVE SIGNALING & DATA LINK SELECT REGISTER (RSDLSR)

Віт	Function	Түре	DEFAULT		DESCRIPTION-OPERATION
7	Reserved	-	-	Reserved	
6	Reserved	-	-	Reserved	
5-4	RxDLBW[1:0]	R/W	00	These two bits se Data Link messag on odd or even fra	hk Bandwidth[1:0]: elect the bandwidth for data link message reception. ges can be received at a 4kHz rate or at a 2kHz rate aming bits depending on the configuration of these low specifies the different configurations.
		>		RxDLBW[1:0]	RECEIVE DATA LINK BANDWIDTH SELECTED
	O'A PA	50,	o _o	00	Received Data link bits are extracted in every frame. Facility Data Link Bits (FDL) is a 4kHz data link channel.
	(and	oduct of hox	01	Received Data link bits are extracted in every other frame. Facility Data Link Bits (FDL) is a 2kHz data link channel carried by odd framing bits (Frames 1,5,9)
			Ay non	Ongo is	Received Data link bits are extracted in every other frame. Facility Data Link Bits (FDL) is a 2kHz data link channel carried by even framing bits (Frames 3,7,11)
				116	Reserved
				N framing	nly applies to T1 ESF framing format. For SLC96 and g formats, FDL is a 4kHz data link channel. For T1DM, 8kHz data link channel.
3-2	RxDE[1:0]	R/W	00	These bits permit	e-Slot Destination Select[1:0]: the user to specify the "destination" circuitry that will ess the D/E-Time-slot within the incoming T1 data-
				RxDE[1:0]	DESTINATION CIRCUITRY FOR RECEIVE D/E TIME-SLOT
				00	RxSER_n output pin - The D/E time slots are output to the receive serial data output pin (RxSER_n) pin.
				01	Receive LAPD Controller Block - The D/E time slots are output to Receive LAPD Controller Block.
				10	Reserved
				11	RxFRTD_n output pin- The D/E time slots are output to the receive fractional output pin.





REV. 1.0.0

TABLE 13: RECEIVE SIGNALING & DATA LINK SELECT REGISTER (RSDLSR)

Віт	Function	Түре	DEFAULT		DESCRIPTION-OPERATION
1-0	RxDL[1:0]	R/W	00	These bits specify	hk Destination Select[1:0]: the destination circuitry, that is used to process the ithin the incoming T1 data-stream.
				RxDL[1:0]	DESTINATION CIRCUITRY FOR RECEIVE DATA-LINK
		in the	Droduce are	00	Receive LAPD Controller Block # 1 and RxSER_n - The Data Link bits are routed to the Receive LAPD Controller block #1 and the RxSER_n output pin Note: LAPD Controller #1 is the only LAPD controller that can be used to extract LAPD messages through the data link bits
		S. C.	Dron	01	RxSER_n- The Data Link bits are routed to the RxSER_n output pin.
			ee, U	10	RxOH_n and RxSER_n - The Data Link bits are routed to the RxOH_n and RxSER_n output pins.
		9/7	y dro	9 , 11	Data Link bits are forced to 1.
			Ma	no Prom	
				Orbeorder b	Data Link bits are forced to 1.



TABLE 14: RECEIVE SIGNALING CHANGE REGISTER 0 (RSCR 0)

Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION		
7	Ch. 0	RUR	0	These bits indicate whether the Channel Associated signaling data,		
6	Ch. 1	RUR	0	associated with Time-Slots 0 through 7 within the incoming T1 data- stream, has changed since the last read of this register, as depicted		
5	Ch.2	RUR	0	below. 0 - CAS data (for Time-slots 0 through 7) has NOT changed since the		
4	Ch.3	RUR	0	last read of this register.		
3	Ch.4	RUR	0	1 - CAS data (for Time-slots 0 through 7) HAS changed since the last read of this register.		
2	Ch.5	RUR	0	NOTES: This register is only active if the incoming T1 data-stream is		
1	Ch.6	RUR	0	using Channel Associated Signaling.		
0	Ch.7	RUR	0			

TABLE 15: RECEIVE SIGNALING CHANGE REGISTER 1(RSCR 1)
0xN10E

HEX ADDRESS:

Віт	Function	Туре	DEFAULT	DESCRIPTION-OPERATION		
7	Ch.8	RUR	8	These bits indicate whether the Channel Associated signaling data,		
6	Ch.9	RUR	00	associated with Time-Slots 8 through 15 within the incoming T1 data- stream, has changed since the last read of this register, as depicted		
5	Ch.10	RUR	00.	below. 0 - CAS data (for Time-slots 8 through 15) has NOT changed since the		
4	Ch.11	RUR	0	last read of this register.		
3	Ch.12	RUR	0	1 CAS data (for Time-slots 8 through 15) HAS changed since the last read of this register.		
2	Ch.13	RUR	0	This register is only active if the incoming T1 data-stream is using		
1	Ch.14	RUR	0	— Channel Associated Signaling.		
0	Ch.15	RUR	0	Conus in		

TABLE 16: RECEIVE SIGNALING CHANGE REGISTER 2 (RSCR 2) 0xN10F

HEX ADDRESS:

Віт	Function	TYPE	DEFAULT	DESCRIPTION-OPERATION
7	Ch.16	RUR	0	These bits indicate whether the Channel Associated signaling data, associated with Time-Slots 16 through 23 within the incoming T1 data-stream, has
6	Ch.17	RUR	0	changed since the last read of this register, as depicted below.
5	Ch.18	RUR	0	0 - CAS data (for Time-slots 16 through 23) has NOT changed since the last read of this register.
4	Ch.19	RUR	0	1 - CAS data (for Time-slots 16 through 23) HAS changed since the last re
3	Ch.20	RUR	0	of this register. Note: This register is only active if the incoming T1 data-stream is using
2	Ch.21	RUR	0	Channel Associated Signaling.
1	Ch.22	RUR	0	
0	Ch.23	RUR	0	



TABLE 17: RECEIVE IN FRAME REGISTER (RIFR)

Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION
7	In Frame	RO	0	In Frame State This READ-ONLY bit indicates whether the Receive T1 Framer block is currently declaring the "In-Frame" condition with the incoming T1 data-stream. 0 - Indicates that the Receive T1 Framer block is currently declaring the LOF (Loss of Frame) Defect condition. 1 - Indicates that the Receive T1 Framer block is currently declaring itself to be in the "In-Frame" condition.
6	Reserved	-	-	Reserved (For E1 Mode Only)
5	AIS_Ingress	R/W	O Drode	AIS Ingress Generation This bit is used to send an AIS signal (unframed all ones) on the receiver output RxSER. 0 - Disabled 1 - Rx AIS Ingress Generation Enabled
4	FRAlarmMask	R/W	nd may	Framer Alarm Mask This bit can be used to mask the alarms associated with the Framing Mode that is selected. Regardless of the framing mode, this bit will mask to following alarms: LOF, IF, COFA, COMFA, FE, SE, and FMD. By default, the alarms are NOT masked. 0 - Disabled 1 - Framing Alarms Masked
3	DS0Yel	R/W	0	DS-0 Yellow Alarm Generation (T1 Mode Only) This bit is used to send a DS-0 Yellow alarm to TTip/TRing Egress direction regardless of what framing format is used if bit 2 in this register is set to "0". If bit 2 is set to "1" then the Yellow Alarm is sent to RxSER on the Ingress side. DS-0 Yellow Alarm is defined as bit 2 = 0 (second MSB) in all DS-0 data channels. 0 - Disabled 1 - DS-0 Yellow Alarm Generation Enabled
2	DS0Yel_Switch	R/W	0	DS-0 Yellow Alarm Switch Bit (T1 Mode Only) This bit is used to set the direction of the DS-0 Yellow Alarm as described in bit 3 of this register. 0 - DS-0 Yellow Egress (TTip/TRing) Generation 1 - DS-0 Yellow Ingress (RxSER) Generation
1-0	Reserved	-	-	Reserved (For E1 Mode Only)

TABLE 18: DATA LINK CONTROL REGISTER (DLCR1)

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7	SLC-96 Data Link Enable	R/W	0	SLC®96 DataLink Enable This bit permits the user to configure the channel to support the transmission and reception of the "SLC-96 type" of data-link message. 0 - Channel does not support the transmission and reception of "SLC-96" type of data-link messages. Regular SF framing bits will be transmitted. 1 - Channel supports the transmission and reception of the "SLC-96" type of data-link messages. This bit is only active if the channel has been configured to operate in either the SLC-96 or the ESF Framing formats.
6	MOS ABORT Disable	NO TO	o Oluca (o)	MOS ABORT Disable: This bit permits the user to either enable or disable the "Automatic MOS ABORT" feature within Transmit HDLC Controller # 1. If the user enables this feature, then Transmit HDLC Controller block # 1 will automatically transmit the ABORT Sequence (e.g., a zero followed by a string of 7 consecutive "1s") whenever it abruptly transitions from transmitting a MOS type of message, to transmitting a BOS type of message. If the user disables this feature, then the Transmit HDLC Controller Block # 1 will NOT transmit the ABORT sequence, whenever it abruptly transitions from transmitting a MOS-type of message to transmitting a BOS-type of message. 0 - Enables the "Automatic MOS Abort" feature 1 - Disables the "Automatic MOS Abort" feature
5	Rx_FCS_DIS	R/W	0	Receive Frame Check Sequence (FCS) Verification Enable/Disable This bit permits the user to configure the Receive HDLC Controller Block # 1 to compute and verify the FCS value within each incoming LAPD message frame. 0 - Enables FCS Verification 1 - Disables FCS Verification
4	AutoRx	R/W	0	Auto Receive LAPD Message This bit configures the Receive HDLC Controller Block #1 to discard any incoming BOS or LAPD Message frame that exactly match which is currently stored in the Receive HDLC1 buffer. 0 = Disables this "AUTO DISCARD" feature 1 = Enables this "AUTO DISCARD" feature.
3	Tx_ABORT	R/W	0	Transmit ABORT This bit configures the Transmit HDLC Controller Block #1 to transmit an ABORT sequence (string of 7 or more consecutive 1's) to the Remote terminal. 0 - Configures the Transmit HDLC Controller Block # 1 to function normally (e.g., not transmit the ABORT sequence). 1 - Configures the Transmit HDLC Controller block # 1 to transmit the ABORT Sequence.





REV. 1.0.0

TABLE 18: DATA LINK CONTROL REGISTER (DLCR1)

Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION
2	Tx_IDLE	R/W	o o o o o o o o o o o o o o o o o o o	Transmit Idle (Flag Sequence Byte) This bit configures the Transmit HDLC Controller Block #1 to unconditionally transmit a repeating string of Flag Sequence octets (0X7E) in the data link channel to the Remote terminal. In normal conditions, the Transmit HDLC Controller block will repeatedly transmit the Flag Sequence octet whenever there is no MOS message to transmit to the remote terminal equipment. However, if the user invokes this "Transmit Idle Sequence" feature, then the Transmit HDLC Controller block will UNCONDITIONALLY transmit a repeating stream of the Flag Sequence octet (thereby overwriting all outbound MOS data-link messages). 0 - Configures the Transmit HDLC Controller Block # 1 to transmit data-link information in a "normal" manner. 1 - Configures the Transmit HDLC Controller block # 1 to transmit a repeating string of Flag Sequence Octets (0x7E). NOTE: This bit is ignored if the Transmit HDLC1 controller is operating in the BOS Mode - bit 0 (MOS/BOS) within this register is set to 0.
1	Tx_FCS_EN	R/W	nay no	Transmit LAPD Message with Frame Check Sequence (FCS) This bit permits the user to configure the Transmit HDLC Controller block # 1 to compute and append FCS octets to the "back-end" of each outbound MOS data-link message. 0 - Configures the Transmit HDLC Controller block # 1 to NOT compute and append the FCS octets to the back-end of each outbound MOS data-link message. 1 - Configures the Transmit HDLC Controller block # 1 TO COM-PUTE and append the FCS octets to the back-end of each outbound MOS data-link message. Note: This bit is ignored if the transmit HDLC1 controller has been configured to operate in the BOS mode - bit 0 (MOS/BOS) within this register is set to 0.
0	MOS/BOS	R/W	0	Message Oriented Signaling/Bit Oriented Signaling Send This bit permits the user to enable LAPD transmission through HDLC Controller Block # 1 using either BOS (Bit-Oriented Signaling) or MOS (Message-Oriented Signaling) frames. 0 - Transmit HDLC Controller block # 1 BOS message Send. 1 - Transmit HDLC Controller block # 1 MOS message Send. Note: This is not an Enable bit. This bit must be set to "0" each time a BOS is to be sent.



TABLE 19: TRANSMIT DATA LINK BYTE COUNT REGISTER (TDLBCR1)

Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION
7	TxHDLC1 BUFAvail/BUFSel	R/W	o Sucr of not be	Transmit HDLC1 Buffer Available/Buffer Select This bit has different functions, depending upon whether the user is writing to or reading from this register, as depicted below. If the user is writing data into this register bit: 0 - Configures the Transmit HDLC1 Controller to read out and transmit the data, residing within "Transmit HDLC1 Buffer # 0", via the Data Link channel to the remote terminal equipment. 1 - Configures the Transmit HDLC1 Controller to read out and transmit the data, residing within the "Transmit HDLC1 Buffer #1", via the Data Link channel to the remote terminal equipment. If the user is reading data from this register bit: 0 - Indicates that "Transmit HDLC1 Buffer # 0" is the next available buffer. In this case, if the user wishes to write in the contents of a new "outbound" Data Link Message into the Transmit HDLC1 Message Buffer, he/she should proceed to write this message into "Transmit HDLC1 Buffer # 0" - Address location: 0xN600. 1 - Indicates that "Transmit HDLC1 Buffer # 1" is the next available buffer. In this case, if the user wishes to write in the contents of a new "outbound" Data Link Message into the Transmit HDLC1 Message Buffer, he/she should proceed to write this message into "Transmit HDLC1 Buffer # 1" - Address location: 0xN700. NOTE: If one of these Transmit HDLC1 buffers contain a message which has yet to be completely read-in and processed for transmission by the Transmit HDLC1 controller, then this bit will automatically reflect the value corresponding to the next available buffer is not permitted.
6-0	TDLBC[6:0]	R/W	0000000	Transmit HDLC1 Message - Byte Count The exact function of these bits depends on whether the Transmit HDLC 1 Controller is configured to transmit MOS or BOS messages to the Remote Terminal Equipment. In BOS MODE: These bit fields contain the number of repetitions the BOS message must be transmitted before the Transmit HDLC1 controller generates the Transmit End of Transfer (TxEOT) interrupt and halts transmission. If these fields are set to 00000000, then the BOS message will be transmitted for an indefinite number of times. In MOS MODE: These bit fields contain the length, in number of octets, of the message to be transmitted. The length of MOS message specified in these bits include header bytes such as the SAPI, TEI, Control field, however, it does not include the FCS bytes.



REV. 1.0.0

TABLE 20: RECEIVE DATA LINK BYTE COUNT REGISTER (RDLBCR1)

Віт	Function	TYPE	DEFAULT	DESCRIPTION-OPERATION
7	RBUFPTR	R/W	0	Receive HDLC1 Buffer-Pointer This bit Identifies which Receive HDLC1 buffer contains the most recently received HDLC1 message. 0 - Indicates that Receive HDLC1 Buffer # 0 contains the contents of the most recently received HDLC message. 1 - Indicates that Receive HDLC1 Buffer # 1 contains the contents of the most recently received HDLC message.
6-0	RDLBC[6:0]	R/W	OOOOOOO	Receive HDLC Message - byte count The exact function of these bits depends on whether the Receive HDLC Controller Block #1 is configured to receive MOS or BOS messages. In BOS Mode: These seven bits contain the number of repetitions the BOS message must be received before the Receive HDLC1 controller generates the Receive End of Transfer (RxEOT) interrupt. If these bits are set to "0000000", the message will be received indefinitely and no Receive End of Transfer (RxEOT) interrupt will be generated. In MOS Mode: These seven bits contain the size in bytes of the HDLC1 message that has been received and written into the Receive HDLC buffer. The length of MOS message shown in these bits include header bytes such as the SAPI, TEI, Control field, AND the FCS bytes.



TABLE 21: SLIP BUFFER CONTROL REGISTER (SBCR)

Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION
7	TxSB_ISFIFO	R/W	0	Transmit Slip Buffer Mode This bit permits the user to configure the Transmit Slip Buffer to function as either "Slip-Buffer" Mode, or as a "FIFO", as depicted below. 0 - Configures the Transmit Slip Buffer to function as a "Slip-Buffer". 1 - Configures the Transmit Slip Buffer to function as a "FIFO". Note: Transmit slip buffer is only used in high-speed or multiplexed mode where TxSERCLKn must be configured as inputs only. Users must make sure that the "Transmit Direction" timing (i.e. TxMSYNC) and the TxSerClk input clock signal are synchronous to prevent any transmit slips from occuring. Note: The data latency is dictated by FIFO Latency in the FIFO Latency Register (register 0xN117).
6-5	Reserved	0	O _A	Reserved
4	SB_FORCESF	R/W	odly Mare	Force Signaling Freeze This bit permits the user to freeze any signaling update on the RxSIGn output pin as well as the Receive Signaling Array Register -RSAR (0xN500-0xN51F) until this bit is cleared. 0 = Signaling on RxSIG and RSAR is updated immediately. 1 = Signaling on RxSIG and RSAR is not updated until this bit is set to '0'.
3	SB_SFENB	R/W	0	Signal Freeze Enable Upon Buffer Slips This bit enables signaling freeze for one multiframe after the receive buffer slips. If signaling freeze is enabled, then the "Receive Channel" will freeze all signaling updates on RxSIG pin and RSAR (0xN500-0xN51F) for at least "one-multiframe" period, after a "slip-event" has been detected within the "Receive Slip Buffer". 0 = Disables signaling freeze for one multi-frame after receive buffer slips. 1 = Enables signaling freeze for one multi-frame after receive buffer slips.
2	SB_SDIR	R/W	1	Slip Buffer (RxSync) Direction Select This bit permits user to select the direction of the receive frame boundary (RxSYNC) signal if the receive buffer is enabled. (i.e. SB_ENB[1:0] = 01 or 10). If slip buffer is bypassed, RxSYNC is always an output pin. 0 = Selects the RxSync signal as an output 1 = Selects the RxSync signal as an input





RxSYNC = Input

HEX ADDRESS: 0xN117

REV. 1.0.0

TABLE 21: SLIP BUFFER CONTROL REGISTER (SBCR)

Віт **FUNCTION DEFAULT** TYPE **DESCRIPTION-OPERATION** SB_ENB(1) 0 **Receive Slip Buffer Mode Select** 1 R/w These bits select modes of operation for the receive slip buffer. These two R/W 1 0 SB_ENB(0) bits also select the direction of RxSERCLK and RxSYNC in base clock rate (2.048MHz). The following table shows the corresponding slip buffer modes as well as the direction of the RxSYNC/RxSERCLK according to the setting of these two bits. SB ENB RECEIVE SLIP BUFFER **DIRECTION OF DIRECTION OF** MODE SELECT **RXSERCLK RXSYNC** [1:0] data sheet Receive Slip Buffer is 00/11 Output Output bypassed 01 Slip Buffer Mode Input Depends on the setting of SB SDIR (bit 2 of this register) If SB SDIR = 0: RxSYNC = Output If SB SDIR = 1: RxSYNC = Input FIFO Mode. Input Depends on the FIFO data latency setting of SB_SDIR can be programmed (bit 2 of this register) by the 'FIFO Latency If SB_SDIR = 0: Register' (Address = RxSYNC = Output 0xN117). If SB_SDIR = 1:

NOTE: Users must make sure that the RxSerClk input pin is synchronized to the Recovered Clock signal for this particular channel to prevent any buffer slips from occurring.

TABLE 22: FIFO LATENCY REGISTER (FFOLR)

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7-5	Reserved	-	-	Reserved
4-0	Rx Slip Buffer FIFO	R/W	00100	Receive Slip Buffer FIFO Latency[4:0]:
	Latency[4:0]			These bits permit the user to specify the "Receive Data" Latency (in terms of RxSerClk_n clock periods), whenever the Receive Slip Buffer has been configured to operate in the "FIFO" Mode.
				Note: These bits are only active if the Receive Slip Buffer has been configured to operate in the FIFO Mode.



TABLE 23: DMA 0 (WRITE) CONFIGURATION REGISTER (D0WCR)

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7	DMA0 RST	R/W	0	DMA_0 Reset This bit resets the transmit DMA (Write) channel 0. 0 = Normal operation. 1 = A zero to one transition resets the transmit DMA (Write) channel 0.
6	DMA0 ENB	R/W	O OUCE CO	DMA_0 Enable This bit enables the transmit DMA_0 (Write) interface. After a transmit DMA is enabled, DMA transfers are only requested when the transmit
5	WR TYPE	R/W	0	Write Type Select This bit selects the function of the WR signal. 0 ≠ WR functions as a direction signal (indicates whether the current bus cycle is a read or write operation) and RD functions as a data strobe signal. 1 = WR functions as a write strobe signal
4 - 3	Reserved	-	-	Reserved
2	DMA0_CHAN(2)	R/W	0	Channel Select
1	DMA0_CHAN(1)	R/W	0	These three bits select which T1 channel within the XRT86VX38A uses the Transmit DMA_0 (Write) interface.
0	DMA0_CHAN(0)	R/W	0	000 = Channel 0 001 = Reserved 001 = Channel 2 011 = Reserved 1xx = Reserved

REV. 1.0.0

TABLE 24: DMA 1 (READ) CONFIGURATION REGISTER (D1RCR)

Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION
7-6	Reserved	-	-	Reserved
7	DMA1 RST	R/W	0	DMA_1 Reset This bit resets the Receive DMA (Read) Channel 1 0 = Normal operation. 1 = A zero to one transition resets the Receive DMA (Read) channel 1.
6	DMA1 ENB	R/W	o produce are may n	This bit enables the Receive DMA_1 (Read) interface. After a receive DMA is enabled, DMA transfers are only requested when the receive cell buffer contains a complete message or cell. The DMA read channel is used by the T1 Framer to transfer data from the HDLC buffers within the T1 Framer to external memory. The DMA Read cycle starts by T1 Framer asserting the DMA Request (REQ1) 'low', then the external DMA controller should drive the DMA Acknowledge (ACK1) 'low' to indicate that it is ready to receive the data. The T1 Framer should place new data on the Microprocessor data bus each time the Read Signal is Strobed low if the RD is configured as a Read Strobe. If RD is configured as a direction signal, then the T1 Framer would place new data on the Microprocessor data bus each time the Write Signal (WR) is Strobed low. 0 = Disables the DMA_1 (Read) interface 1 = Enables the DMA_1 (Read) interface
5	RD TYPE	R/W	0	READ Type Select This bit selects the function of the \overline{RD} signal. $0 = \overline{RD}$ functions as a Read Strobe signal $1 = \overline{RD}$ acts as a direction signal (indicates whether the current bus cycle is a read or write operation), and \overline{WR} works as a data strobe.
4 - 3	Reserved	-	-	Reserved
2	DMA1_CHAN(2)	R/W	0	Channel Select
1	DMA1_CHAN(1)	R/W	0	These three bits select which T1 channel within the chip uses the Receive DMA_1 (Read) interface.
0	DMA1_CHAN(0)	R/W	0	000 = Channel 0 001 = Reserved 001 = Channel 2 011 = Reserved 1xx = Reserved



TABLE 25: INTERRUPT CONTROL REGISTER (ICR)

	_	
LIEV	ADDRESS:	
ПЕХ	ADDRESS.	UXINITA

Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION
7-3	Reserved	-	-	Reserved
2	INT_WC_RUR	R/W	0	Interrupt Write-to-Clear or Reset-upon-Read Select This bit configures all Interrupt Status bits to be either Reset Upon Read or Write-to-Clear 0= Configures all Interrupt Status bits to be Reset-Upon-Read (RUR). 1= Configures all Interrupt Status bits to be Write-to-Clear (WC).
1	ENBCLR	R/W	O VUCT	Interrupt Enable Auto Clear This bit configures all interrupt enable bits to clear or not clear after reading the interrupt status bit. 0= Configures all Interrupt Enable bits to not cleared after reading the interrupt status bit. The corresponding Interrupt Enable bit will stay 'high' after reading the interrupt status bit. 1= Configures all interrupt Enable bits to clear after reading the interrupt status bit. The corresponding interrupt enable bit will be set to 'low' after reading the interrupt status bit.
0	INTRUP_ENB	R/W	y nox	Interrupt Enable for Framer_n This bit enables or disables the entire T1 Framer Block for Interrupt Generation. 0 = Disables the T1 framer block for Interrupt Generation 1 = Enables the T1 framer block for Interrupt Generation
This bit enables or disables the entire T1 Framer Block for Interrupt Generation. 0 = Disables the T1 framer block for Interrupt Generation 1 = Enables the T1 framer block for Interrupt Generation				

8-CHANNEL T1/E1/J1 FRAMER/LIU COMBO - T1 REGISTER DESCRIPTION



REV. 1.0.0

TABLE 26: LAPD SELECT REGISTER (LAPDSR)

Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION
[7:5]	Reserved	-	-	Reserved
4	HDLC3en	R/W	1	HDLC Controller 3 Enable This bit is used to enable or disable HDLC Controller 3. By default, the HDLC controller is Enabled, this bit set to "1". If the HDLC controller is disabled while transmitting a message, BOS will disrupt the transmission and send all ones, MOS will send the flag sequence. 0 - Disabled 1 - Enabled
3	HDLC2en	RWS	1 Product	HDLC Controller 2 Enable This bit is used to enable or disable HDLC Controller 2. By default, the HDLC controller is Enabled, this bit set to "1". If the HDLC controller is disabled while transmitting a message, BOS will disrupt the transmission and send all ones, MOS will send the flag sequence. 0 - Disabled 1- Enabled
2	HDLC1en	R/W	nay no	HDLC Controller 1 Enable This bit is used to enable or disable HDLC Controller 1. By default, the HDLC controller is Enabled, this bit set to "1". If the HDLC controller is disabled while transmitting a message, BOS will disrupt the transmission and send all ones, MOS will send the flag sequence. 0 - Disabled 1 - Enabled
[1:0]	HDLC Controller Select[1:0]	R/W	0	HDLC Controller Select[1:0]: These bits permit the user to select any of the three (3) HDLC Controllers that he/she will use within this particular channel, as depicted below. 00 & 11 - Selects HDLC Controller # 1 01 - Selects HDLC Controller # 2 10 - Selects HDLC Controller # 3

8-CHANNEL T1/E1/J1 FRAMER/LIU COMBO - T1 REGISTER DESCRIPTION

TABLE 27: CUSTOMER INSTALLATION ALARM GENERATION REGISTER (CIAGR)

HEX ADDRESS: 0xN11C

Віт	Function	Түре	DEFAULT	Description-Operation
[7:4]	Reserved	-	-	Reserved
[3:2]	CIAG	R/W	OUCK OF NO	CI Alarm Transmit (Only in ESF) These two bits are used to enable or disable AIS-CI or RAI-CI generation in T1 ESF mode only. Alarm Indication Signal-Customer Installation (AIS-CI) and Remote Alarm Indication-Customer Installation (RAI-CI) are intended for use in a network to differentiate between an issue within the network or the Customer Installation (CI). AIS-CI AIS-CI is an all ones signal with an embedded signature of 01111100 11111111 (right-to left) which recurs at 386 bit intervals inthe DS-1 signal. RAI-CI Remote Alarm Indication - Customer Installation (RAI-CI) is a repetitive pattern with a period of 1.08 seconds. It comprises 0.99 seconds of RAI message (00000000 11111111 Right-to-left) and a 90 ms of RAI-CI signature (00111110 11111111 Right to left) to form a RAI-CI signal. RAI-CI applies to T1 ESF framing mode only. 100/11 = Disables RAI-CI or AIS-CI alarms generation 11 = Enables RAI-CI alarm generation
[1:0]	CIAD	R/W	100	CI Alarm Detect (Only in ESF) These two bits are used to enable or disable RAI-CI or AIS-CI alarm detection in T1 ESF mode only. 00 = Disables the RAI-CI & AIS-CI alarm detections 01 = Enables the unframed AIS-CI alarm detection 10 = Enables the RAI-CI alarm detection 11 = Enables both RAI-CI & AIS-CI alarm detection



REV. 1.0.0

TABLE 28: PERFORMANCE REPORT CONTROL REGISTER (PRCR)

Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION
7	LBO_ADJ_ENB	R/W	0	Transmit Line Build Out Auto Adjustment: This bit is used to enable or disable the transmit line build out auto adjustment feature. When the transmitter of the device is sending AIS condition, the transmit line build out will automatically be adjust to one setting lower if this feature is enabled. (Please refer to the EQC[4:0] bits in register 0xNF00 for different settings of Transmit Line Build Out). This feature is designed to for power saving purposes when an AIS signal is being transmitted. 1 - Enables the transmit line build out auto adjustment feature. 0 - Disables the transmit line build out auto adjustment feature. Note: This feature is only available for T1 short haul applications.
6	RLOS_OUT_ENB	R/W	POOLICE OF OF OF	RLOS Output Enable: This bit is used to enable or disable the Receive LOS (RLOS_n) output pins. When this bit is set "Low", the RLOS_n pin will be tri-stated for all conditions. When this bit is set "High", the RLOS_n pin will pull "High" during a LOS condition and pull "Low" when data is present on RTIP/RRING. 0 - Disables the RLOS output pin. 1 - Enables the RLOS output pin.
5	FAR_END	R/W	700	FAR_END 0 = Near-End enabled in NPRM 1 = Far-End enabled in NPRM
[4:3]	NPRM	R/W	00	NPRM[1:0] 00/11 = No NPRM performance report issued. 01 = Single NPRM performance report issued when a write of 00 is followed by a write of 01. 10 = NPRM performance report issued every second automatically
2	C/R_Blt	R/W	0	C/R Bit Control This bit allows user to control the value of C/R bit within an outgoing performance report. 0 - Outgoing C/R bit will be set to'0' 1 - Outgoing C/R bit will be set to'1'
[1:0]	APCR	R/W	00	Automatic Performance Control/Response Report These bits automatically generates a summary report of the PMON status so that it can be inserted into an out going LAPD message. Automatic performance report can be generated every time these bits transition from 'b00' to 'b01' or automatically every one second. The table below describes the different APCR[1:0] bits settings.
				APCR[1:0] Source for Receive D/E TIMESLOTS
				00/11 No performance report issued
				O1 Single performance report is issued when these bits transitions from 'b00' to b'01'.
				10 Automatically issues a performance report every one second



TABLE 29: GAPPED CLOCK CONTROL REGISTER (GCCR)

Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION
7	FrOutclk	R/W	0	Framer Output Clock Reference This bit is used to enable or disable high-speed T1 rate on the T1OSCCLK and the E1OSCCLK output pins. By default, the output clock reference on T1OSCCLK and E1OSCCLK output pins are set to 1.544MHz/2.048MHz respectively. By setting this bit to a "1", the output clock reference on the T1OSCLK and the E1OSCCLK are changed to 49.408MHz/65.536MHz respectively. 0 = Disables high-speed rate to be output on the T1OSCCLK and E1OSCCLK output pins. 1 = Enables high-speed rate to be output on the T1OSCCLK and E1OSCCLK output pins.
[6:2]	Reserved	DA	-	Reserved
1	TxGCCR	R/W	or not	Transmit Gapped Clock Interface This bit is used to enable or disable the transmit gapped clock interface operating at 2.048Mbit/s in DS-1 mode. In this application, 63 gaps (missing data) are inserted so that the overall bit rate is reduced to 1.544Mbit/s. If the transmit Gapped Clock Interface is enabled: TXMSYNC is used as the 2.048MHz Gapped Clock Input. TXSER is used as the 2.048MHz Gapped Data Input. TXSERCLK must be a 1.544MHz clock input. 0 = Disables the transmit gapped clock interface. 1 = Enables the transmit gapped clock interface.
0	RxGCCR	R/W	0	Receive Gapped Clock Interface This bit is used to enable or disable the receive gapped clock interface operating at 2.048Mbit/s in DS-1 mode. In this application, 63 gaps (missing data) are extracted so that the overall bit rate is reduced to 1.544Mbit/s. If the Receive Gapped Clock Interface is enabled: RxSERCLK should be configured as a Gapped clock input at 2.048MHz so that a 2.048MHz Gapped Clock can be applied to the Framer block. RxSER is used as the 2.048MHz Gapped Data Output. The position of the gaps will be determined by the gaps placed on RxSERCLK by the user. 0 = Disables the Receive Gapped Clock Interface 1 = Enables the Receive Gapped Clock Interface



REV. 1.0.0

TABLE 30: TRANSMIT INTERFACE CONTROL REGISTER (TICR)

Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION
7	TxSyncFrD	R/W	0	Tx Synchronous fraction data interface This bit selects whether TxCHCLK or TxSERCLK will be used for fractional data input if fractional interface is enabled. If TxSERCLK is selected to clock in fractional data input, TxCHCLK will be used as an enable signal 0 = Fractional data Is clocked into the chip using TxChCLK if fractional data interface is enabled. 1 = Fractional data is clocked into the chip using TxSerClk. TxChClk is used as fractional data enable. Note: The Time Slot Identifier Pins (TxChn[4:0]) still indicates the time slot number if fractional data interface is not enabled. Fractional Interface can be enabled by setting TxFr1544 to 1
6	Reserved	- %	5 -10,	Reserved
5	TxPLClkEnb/ TxSync Is Low	R/W	Special Property of the Proper	Transmit payload clock enable/TxSYNC is Active Low This exact function of this bit depends on whether the T1 framer is configured to operate in base rate or high speed modes of operation. If the T1 framer is configured to operate in base rate - TxPayload Clock: This bit configures the framer to output a regular clock or a payload clock on the transmit serial clock (TxSERCLK) pin when TxSERCLK is configured to be an output. 0 = Configures the framer to output a 1.544MHz clock on the TxSERCLK pin when TxSERCLK is configured as an output. 1 = Configures the framer to output a 1.544MHz clock on the TxSERCLK pin when transmitting payload bits. There will be gaps on the TxSERCLK output pin when transmitting overhead bits. If the T1 framer is configured to operate in high-speed or multiplexed modes - TxSYNC is Active Low: This bit is used to select whether the transmit frame boundary (TxSYNC) is active low or active high. 0 = Selects TxSync to be active "High" 1 = Selects TxSync to be active "Low"

8-CHANNEL T1/E1/J1 FRAMER/LIU COMBO - T1 REGISTER DESCRIPTION

TABLE 30: TRANSMIT INTERFACE CONTROL REGISTER (TICR)

Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION
4	TxFr1544	R/W	e production	Fractional/Signaling Interface Enabled This bit is used to enable or disable the transmit fractional data interface, signaling input, as well as the 32MHz transmit clock and the transmit overhead Signal output. 0 = Configures the 5 time slot identifier pins (TxChn[4:0]) to output the channel number as usual. 1 = Configures the 5 time slot identifier pins (TxChn[4:0]) to function as the following: TxChn[0] becomes the Transmit Serial SIgnaling pin (TxSIG_n) for signaling inputs. Signaling data can now be input from the TxSIG pin if configured appropriately. TxChn[1] becomes the Transmit Fractional Data Input pin (TxFrTD_n) for fractional data input. Fractional data can now be input from the TxFrTD pin if configured appropriately. TxChn[2] becomes the 32 MHz transmit clock output TxChn[3] becomes the Transmit Overhead Signal which pulses high on the first bit of each multi-frame. Note: This bit has no effect in the high speed or multiplexed modes of operation. In high-speed or multiplexed modes, TxCHN[0] functions as TxSIGn for signaling input.
3	TxICLKINV	R/W	Ody.	Transmit Clock Inversion (Backplane Interface) This bit selects whether data transition will happen on the rising or falling edge of the transmit clock. 0 = Selects data transition to happen on the rising edge of the transmit clocks. 1 = Selects data transition to happen on the falling edge of the transmit clocks. Note: This feature is only available for base rate configuration (i.e. non-highspeed, and non-multiplexed modes).
2	TxMUXEN	R/W	0	Multiplexed Mode Enable This bit enables or disables the multiplexed mode. When multiplexed mode is enable, multiplexed data of four channels at 12.352 or 16.384MHz are demultiplexed inside the transmit framer and sent to 2 channels on the line side. The backplane speed will be running at either 12.352 or 16.384MHz depending on the multiplexed mode selected by TxIMODE[1:0] of this register. 0 = Disables the multiplexed mode. 1 = Enables the multiplexed mode.



REV. 1.0.0

TABLE 30: TRANSMIT INTERFACE CONTROL REGISTER (TICR)

two bits depends on whether Multiplexed mode is enabled Table 31 and Table 32 shows the functions of these two b plexed and multiplexed modes.: TABLE 31: TRANSMIT INTERFACE SPEED WHEN MULT DISABLED (TXMUXEN = 0) TXIMODE[1:0] TRANSMIT INTERFACE SF 00 1.544Mbit/s Base Rate Mode: Transmit Backplane interface signals TxSERCLK is an input or output clock TXMSYNC is the superframe boundard 1.5ms (SF) TxSYNC is the single frame boundard TxSER is the base-rate data input 1.5ms (SF) TxSYNC is the single frame boundard TxSER is the base-rate data input 1.5ms (SF) TxSYNC is the high speed MVIP Moded Transmit backplane interface signals in TxSERCLK is an input clock at 1.544 Interpretation of the second	TION TYPE DEFAULT DESCRIPTION-OPERATION
TxIMODE[1:0] Transmit Interface Set 00 1.544Mbit/s Base Rate Mode: Transmit Backplane interface signals TxSERCLK is an input or output clock TxMSYNC is the superframe boundary TxSER is the base-rate data input 01 2.048Mbit/s (High-Speed MVIP Mod Transmit backplane interface signals if TxSERCLK is an input clock at 1.544I TxMSYNC is the high speed input clock input high-speed data TxSYNC can be configured as a single frame boundary, depending on the set ister 0xN109 TxSER is the high-speed data input 10 4.096Mbit/s High-Speed Mode:	This bit determines the transmit interface speed. The exact function of these two bits depends on whether Multiplexed mode is enabled or disabled. Table 31 and Table 32 shows the functions of these two bits for non-multiplexed and multiplexed modes.: Table 31: Transmit Interface Speed When Multiplexed Mode is
2.048Mbit/s (High-Speed MVIP Mod Transmit backplane interface signals i TxSERCLK is an input clock at 1.544I TxMSYNC is the high speed input cloc input high-speed data TxSYNC can be configured as a singl frame boundary, depending on the set ister 0xN109 TxSER is the high-speed data input 10 4.096Mbit/s High-Speed Mode:	TxIMODE[1:0] TRANSMIT INTERFACE SPEED
Transmit backplane interface signals in TxSERCLK is an input clock at 1.544l TxMSYNC is the high speed input clock input high-speed data TxSYNC can be configured as a single frame boundary, depending on the set is ter 0xN109 TxSER is the high-speed data input 10 4.096Mbit/s High-Speed Mode:	1.544Mbit/s Base Rate Mode: Transmit Backplane interface signals include: TxSERCLK is an input or output clock at 1.544MHz TxMSYNC is the superframe boundary at 3ms (ESF) or 1.5ms (SF) TxSYNC is the single frame boundary at 125 us TxSER is the base-rate data input
	Transmit backplane interface signals include: TxSERCLK is an input clock at 1.544MHz TxMSYNC is the high speed input clock at 2.048MHz to input high-speed data TxSYNC can be configured as a single frame or superframe boundary, depending on the setting of bit 5 of register 0xN109
TxSERCLK is an input clock at 1.544l TxMSYNC will become the high speed 4.096MHz to input high-speed data TxSYNC can be configured as a single	Transmit Backplane interface signals include: TxSERCLK is an input clock at 1.544MHz TxMSYNC will become the high speed input clock at 4.096MHz to input high-speed data TxSYNC can be configured as a single frame or super- frame boundary, depending on the setting of bit 5 of reg- ister 0xN109
TxSERCLK is an input clock at 1.544I TxMSYNC will become the high speed 8.192MHz to input high-speed data TxSYNC can be configured as a single	Transmit Backplane interface signals include: TxSERCLK is an input clock at 1.544MHz TxMSYNC will become the high speed input clock at 8.192MHz to input high-speed data TxSYNC can be configured as a single frame or super- frame boundary, depending on the setting of bit 5 of reg- ister 0xN109



TABLE 30: TRANSMIT INTERFACE CONTROL REGISTER (TICR)

Віт	Function	Түре	DEFAULT		DESCRIPTION-OPERATION
1-0	TxIMODE[1:0]	R/W	00	(Continued)	
				TABLE 32: TRAN	SMIT INTERFACE SPEED WHEN MULTIPLEXED MODE IS ENABLED (TXMUXEN = 1)
				TxIMODE[1:0]	TRANSMIT INTERFACE SPEED
		%. \\	Q A	00	Bit-Multiplexed Mode at 12.352MHz is Enabled: Transmit backplane interface is taking four-channel multiplexed data at a rate of 12.352Mbit/s from channel 0 and bit-demultiplexing the serial data into 4 channels and output to the line on channels 0 through 3. The TxSYNC signal pulses "High" during the framing bit of each DS-1 frame.
		6	No.	01	Reserved
			e production of the polyman	10 Cr Cop Drody Por be order	HMVIP High-Speed Multiplexed Mode Enabled: Transmit backplane interface is taking four-channel multiplexed data at a rate of 16.384Mbit/s from channel 0 and byte-demultiplexing the serial data into 4 channels and output on channels 0 through 3. The TxSYNC signal pulses "High" during the last two bits of the previous DS-1 frame and the first two bits of the current DS-1 frame. H.100 High-Speed Multiplexed Mode Enabled: Transmit backplane interface is taking four-channel multiplexed data at a rate of 16.384Mbit/s from channel 0 and byte-demultiplexing the serial data into 4 channels and output to the line on channels 0 through 3. The TxSYNC signal pulses "High" during the last bit of the previous DS-1 frame and the first bit of the current DS-1 frame.
				TxSERCLK is an ir	ne interface signals include: nput clock at 1.544MHz
				input high-speed m	ome the highspeed input clock at 12.352 or 16.384MHz to sultiplexed data on the back-plane interface
				depending on the s	onfigured as a single frame or super-frame boundary, setting of bit 5 of register 0xN109
				TxSER is the high-	•
					ed mode, transmit data is sampled on the rising edge of the 16MHz clock edge.





TABLE 33: BERT CONTROL & STATUS REGISTER (BERTCSR0) HEX ADDRESS: 0xN121


Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION
7-4	Reserved	-	-	These bits are not used
3	BERT_Switch	R/W	0	BERT Switch
				This bit enables or disables the BERT switch function within the XRT86VX38A device.
				By enabling the BERT switch function, BERT functionality will be switched between the receive and transmit framer. T1 Receive framer will generate the BERT pattern and insert it onto the receive backplane interface, and T1 Transmit Framer will be monitoring the transmit backplane interface for BERT pattern and declare BERT LOCK if BERT has locked onto the input pattern.
	Q _Q	The		If BERT switch is disabled, T1 Transmit framer will generate the BERT pattern to the line interface and the receive framer will be monitoring the line for BERT pattern and declare BERT LOCK if BERT has locked onto the input pattern. 0 = Disables the BERT Switch Feature.
		S	de.	1 = Enables the BERT Switch Feature.
2	BER[1]	R/W	* 0	Bit Error Rate
1	BER[0]	R/W	nay no	This bit is used to insert BERT bit error at the rates presented at the table below. The exact function of this bit depends on whether BERT switch function is enabled or not. (bit 3 within this register). If the BERT switch function is disabled, bit error will be inserted by the T1 transmit framer out to the line interface if this bit is enabled. If the BERT switch function is enabled, bit error will be inserted by the T1 receive framer out to the receive backplane interface if this bit is enabled. BER[1:0] BIT ERROR RATE 00/11 Disable Bit Error insertion to the transmit output or receive backplane interface 01 Bit Error is inserted to the transmit output or receive backplane interface at a rate of 1/1000 (one out of one Thousand) 10 Bit Error is inserted to the transmit output or receive backplane interface at a rate of 1/1,000,000,000 (one out of one million)
0	UnFramedBERT	R/W	0	Unframed BERT Pattern This bit enables or disables unframed BERT pattern generation (i.e. All timeslots and framing bits are all BERT data). The exact function of this bit depends on whether BERT switch function is enabled or not. (bit 3 within this register). If BERT switch function is disabled, T1 Transmit Framer will generate an unframed BERT pattern to the line side if this bit is enabled. If PRBS switch function is enabled, T1 Receive Framer will generate an unframed BERT pattern to the receive backplane interface if this bit is enabled. 0 - Disables an unframed BERT pattern generation 1 - Enables an unframed BERT pattern generation



TABLE 34: RECEIVE INTERFACE CONTROL REGISTER (RICR)

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7	RxSyncFrD	R/W	0	Reserved
6	Reserved	-	-	Reserved
5	RxPLClkEnb/ RxSync is low	R/W	o heer at	
4	RxFr1544	R/W	0	Receive Fractional/Signaling Interface Enabled This bit is used to enable or disable the receive signaling output and the received recovered clock output. This bit only functions when the device is configured in non-high speed or multiplexed modes of operations. If the device is configured in base rate: 0 = Disabled 1 = Enabled RxSIG_n for signaling outputs. Signaling data can now be output to the RxSIG pin if configured appropriately. RxSCLK outputs the received recovered clock signal (1.544MHz for T1) Note: This bit has no effect in the high speed or multiplexed modes of operation. In high-speed or multiplexed modes, RxSIG outputs the Signaling data and RxSCLK outputs the recovered clock.
3	RxICLKINV	N/A	0	Receive Clock Inversion (Backplane Interface) This bit selects whether data transition will happen on the rising or falling edge of the receive clock. 0 = Selects data transition to happen on the rising edge of the receive clocks. 1 = Selects data transition to happen on the falling edge of the receive clocks. Note: This feature is only available for base rate configuration (i.e. non-highspeed, or non-multiplexed modes).

XRT86VX38A





HEX ADDRESS: 0xN122

REV. 1.0.0

TABLE 34: RECEIVE INTERFACE CONTROL REGISTER (RICR)

Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION
2	RxMUXEN	R/W	0	Receive Multiplexed Mode Enable This bit enables or disables the multiplexed mode on the receive side. When multiplexed mode is enable, data of four channels from the line side are multiplexed onto one serial stream inside the receive framer and output to the back-plane interface on RxSER. The backplane speed will become either 12.352MHz or 16.384MHz once multiplexed mode is enabled. 0 = Disables the multiplexed mode. 1 = Enables the multiplexed mode.

data sheet or broducts) mentioned in this ordered (OBS) actured

8-CHANNEL T1/E1/J1 FRAMER/LIU COMBO - T1 REGISTER DESCRIPTION

REV. 1.0.0

TABLE 34: RECEIVE INTERFACE CONTROL REGISTER (RICR)

Віт	Function	Түре	DEFAULT		DESCRIPTION-OPERATION
1-0	RxIMODE[1:0]	R/W	00	This bit determines tion of these two b enabled or disable bits for non-multipl	e Mode Selection[1:0] s the receive backplane interface speed. The exact functions of whether Receive Multiplexed mode is ed. Table 35 and Table 36 shows the functions of these two lexed and multiplexed modes.: EEIVE INTERFACE SPEED WHEN MULTIPLEXED MODE IS DISABLED (TXMUXEN = 0)
				RxIMODE[1:0]	RECEIVE INTERFACE SPEED
		OS PARSON	o produ	00	1.544Mbit/s Base Rate Mode Receive backplane interface signals include: RxSERCLK is an input or output clock at 1.544MHz RxSYNC is an input or output signal which indicates the receive singe frame boundary RxSER is the base-rate data output
		0	nor may	00 00 01 00 01 00 01	2.048Mbit/s High-Speed MVIP Mode: Receive backplane interface signals include: RxSERCLK is an input clock at 2.048MHz RxSYNC is an input signal which indicates the receive singe frame boundary RxSER is the high-speed data output
				610 Cr	4.096Mbit/s High-Speed Mode: Receive backplane interface signals include: RXSERCLK is an input clock at 4.096MHz RXSYNC is an input signal which indicates the receive single frame boundary RXSER is the high-speed data output
				11	8.192Mbit/s High-Speed Mode: Receive backplane interface signals include: RxSERCLK is an input clock at 8.192MHz RxSYNC is an input signal which indicates the receive singe frame boundary RxSER is the high-speed data output





REV. 1.0.0

TABLE 34: RECEIVE INTERFACE CONTROL REGISTER (RICR)

Віт	FUNCTION	Түре	DEFAULT		DESCRIPTION-OPERATION
1-0	RxIMODE[1:0]	R/W	00	(Continued):(TABLE 36: RECI	EIVE INTERFACE SPEED WHEN MULTIPLEXED MODE IS ENABLED (TXMUXEN = 1)
				TxIMODE[1:0]	Transmit Interface Speed
		4	Then	00	Bit-Multiplexed Mode at 12.352MHz is Enabled: Receive backplane interface is taking data from the four LIU input channels 0 through 3 and bit-multiplexing the four-channel data into one 12.352MHz serial stream and output on channel 0 of the Receive Serial Output (RxSER). The RxSYNC signal pulses "High" during the framing bit of each DS-1 frame.
		•	3	01	Reserved
			and n	01 10 11 11 11	HMVIP High-Speed Multiplexed Mode Enabled: Receive backplane interface is taking data from the four LIU input channels 0 through 3 and byte-multiplexing the four-channel data into one 16.384MHz serial stream and output to channel 0 of the Receive Serial Output (RxSER). The RxSYNC signal pulses "High" during the last two bits of the previous T1 frame and the first two bits of the current T1 frame. H.100 High-Speed Multiplexed Mode Enabled: Receive backplane interface is taking data from the four LIU input channels 0 through 3 and byte-multiplexing the four-channel data into one 16.384MHz serial stream and output to channel 0 of the Receive Serial Output (RxSER). The RxSYNC signal pulses "High" during the last bit of the previous T1 frame and the first bit of the current T1 frame.
				RxSERCLK is an in the selected multip RxSYNC is an inporting The length of RxS' RxSER is the high Note: In high spe	ne interface signals include: Input clock at either 12.352MHz or16.384MHz depending on plexed mode. Input signal which indicates the multiplexed frame boundary. In the signal which indicates the multiplexed frame boundary. In the signal which indicates the multiplexed frame boundary. In the signal which indicates the multiplexed frame boundary. In the signal which is clocked out on the rising edge of a cor 16MHz clock edge.



TABLE 37: BERT CONTROL & STATUS REGISTER (BERTCSR1)

HEX ADDRESS: 0xN123

8-CHANNEL T1/E1/J1 FRAMER/LIU COMBO - T1 REGISTER DESCRIPTION

Віт	Function	TYPE	DEFAULT	DESCRIPTION-OPERATION
7	PRBSTyp	R/W	O VIIICH	PRBS Pattern Type This bit selects the type of PRBS pattern that the T1 Transmit/ Receive framer will generate or detect. PRBS 15 (X ¹⁵ + X ¹⁴ +1) Polynomial or QRTS (Quasi-Random Test Signal) Pattern can be generated by the transmit or receive framer depending on whether PRBS switch function is enabled or not (bit 3 in register 0xN121). If the PRBS Switch function is disabled, T1 transmit framer will generate either PRBS 15 or QRTS pattern and output to the line interface. PRBS 15 or QRTS pattern depends on the setting of this bit. If the PRBS Switch function is enabled, T1 receive framer will generate either PRBS 15 or QRTS pattern and output to the receive back plane interface. PRBS 15 or QRTS pattern and output to the receive back plane interface. PRBS 15 or QRTS pattern depends on the setting of this bit. 0 = Enables the PRBS 15 (X ¹⁵ + X ¹⁴ +1) Polynomial generation. 1 = Enables the QRTS (Quasi-Random Test Signal) pattern generation.
6	ERRORIns	R/W	re no l	Error Insertion This bit is used to insert a single BERT error to the transmit or receive output depending on whether BERT switch function is enabled or not. (bit 3 in register 0xN121). If the BERT Switch function is disabled, T1 transmit framer will insert a single BERT error and output to the line interface if this bit is enabled. If the BERT Switch function is enabled, T1 receive framer will insert a single BERT error and output to the receive back plane interface if this bit is enabled. A '0' to '1' transition will cause one output bit inverted in the BERT stream. Note: This bit only works if BERT generation is enabled.
5	DATAInv	R/W	0	BERT Data Invert: This bit inverts the Transmit BERT output data and the Receive BERT input data. The exact function of this bit depends on whether BERT switch function is enabled or not. (bit 3 in register 0xN121). If the BERT Switch function is disabled and if this bit is enabled, T1 transmit framer will invert the BERT data before it outputs to the line interface, and the T1 receive framer will invert the incoming BERT data before it receives it. If the BERT Switch function and this bit are both enabled, T1 receive framer will invert the BERT data before it outputs to the line interface, and the T1 transmit framer will invert the incoming BERT data before it receives it. 0 - Transmit and Receive Framer will NOT invert the Transmit and Receive BERT data. 1 - Transmit and Receive Framer will invert the Transmit and Receive BERT data.





REV. 1.0.0

TABLE 37: BERT CONTROL & STATUS REGISTER (BERTCSR1)

Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION
4	RxBERTLock	RO	0	Lock Status This bit indicates whether or not the Receive or Transmit BERT lock has obtained. The exact function of this bit depends on whether BERT switch function is enabled or not. (bit 3 in register 0xN121). If the BERT Switch function is disabled, T1 receive framer will declare LOCK if BERT has locked onto the input pattern. If the BERT Switch function is disabled, T1 transmit framer will declare LOCK if BERT has locked onto the input pattern. 0 = Indicates the Receive BERT has not Locked onto the input patterns. 1 = Indicates the Receive BERT has locked onto the input patterns.
3	RxBERTEnb	RNOShe	o roduct nay no	Receive BERT Detection/Generation Enable This bit enables or disables the receive BERT pattern detection or generation. The exact function of this bit depends on whether BERT switch function is enabled or not. (bit 3 in register 0xN121). If the BERT switch function is disabled and if this bit is enabled, T1 Receive Framer will detect the incoming BERT pattern from the line side and declare BERT lock if incoming data locks onto the BERT pattern. If the BERT switch function and this bit are both enabled, T1 Transmit Framer will detect the incoming BERT pattern from the transmit backplane interface and declare BERT lock if incoming data locks onto the BERT pattern. 0 = Disables the Receive BERT pattern detection. 1 = Enables the Receive BERT pattern detection.
1	TxBERTEnb RxBypass	R/W	0	Transmit BERT Generation Enable This bit enables or disables the Transmit BERT pattern generator. The exact function of this bit depends on whether BERT switch function is enabled or not. (bit 3 in register 0xN121). If BERT switch function is disabled, T1 Transmit Framer will generate the BERT pattern to the line side if this bit is enabled. If BERT switch function is enabled, T1 Receive Framer will generate the BERT pattern to the receive backplane interface if this bit is enabled. 0 = Disables the Transmit BERT pattern generator. 1 = Enables the Transmit BERT pattern generator. Receive Framer Bypass
1	IKXBypass	K/VV	U	This bit enables or disables the Receive T1 Framer bypass. 0 = Disables the Receive T1 framer Bypass. 1 = Enables the Receive T1 Framer Bypass.
0	TxBypass	R/W	0	Transmit Framer Bypass This bit enables or disables the Transmit T1 Framer bypass. 0 = Disables the Transmit T1 framer Bypass. 1 = Enables the Transmit T1 Framer Bypass.

REV. 1.0.0

TABLE 38: LOOPBACK CODE CONTROL REGISTER - CODE 0 (LCCR0)

Віт	Function	Түре	DEFAULT		DESCRIPTION-OPERATION
7-6	RXLBCALEN[1:0]	R/W	00	This bit determines th	Code Activation Length ne receive loopback code activation length. s supported by the XRT86VX38A as presented
				RXLBCALEN[1:0]	RECEIVE LOOPBACK CODE ACTIVATION LENGTH
				00	Selects 4-bit receive loopback code activation Sequence
	0/3,	0		01	Selects 5-bit receive loopback code activation Sequence
	, S	Solo	% .	10	Selects 6-bit receive loopback code activation Sequence
	RXLBCDLEN[1:0]	100 p	CX	11	Selects 7-bit receive loopback code activation Sequence
	*	0/	0	Ó.	
5-4	RXLBCDLEN[1:0]	R/W	10,00	This bit determines th	Code Deactivation Length ne receive loopback code deactivation length. s supported by the XRT86VX38A as presented
				RXLBCDLEN[1:0]	RECEIVE LOOPBACK CODE DEACTIVATION LENGTH
				00	Selects 4-bit receive loopback code deactivation Sequence
				01	Selects 5-bit receive loopback code deactivation Sequence
				10	Selects 6-bit receive loopback code deactivation Sequence
				11	Selects 7-bit receive loopback code deactivation Sequence





REV. 1.0.0

TABLE 38: LOOPBACK CODE CONTROL REGISTER - CODE 0 (LCCR0)

Віт	Function	Түре	DEFAULT	DESCR	RIPTION-OPERATION
3-2	TXLBCLEN[1:0]	R/W	00		Length it loopback code length. There are four RT86VX38A as presented in the table
				TXLBCLEN[1:0]	RANSMIT LOOPBACK CODE ACTIVATION LENGTH
				Sec	lects 4-bit transmit loopback code quence
	0/	M	roduct	01 Sele Sec	lects 5-bit transmit loopback code quence
		5 /	7000	10 Sele Sec	lects 6-bit transmit loopback code quence
		100	Sh Ch	11 Sele Sec	lects 7-bit transmit loopback code quence
		9h	Q.	O _A	
1	FRAMED	R/W	nay no	Framed Loopback Code This bit selects either framed in the transmit path. 0 = Selects an "Unframed" I	ed or unframed loopback code generation loopback code for transmission. back code for transmission.
0	AUTOENB	R/W	0	cally upon detecting the look the Receive Loopback Code tion loopback code is enabled. The XRT86VX38A will canothe loopback code deactivation register. Code Deactivation register code is enabled. (Register Code) automatic remeastivation code. 1 = Enables automatic remeastivation code. Note: This feature is only	86VX38A in remote loopback automati- opback code activation code specified in le Activation Register if Receive activa- led (Register address:0xN126). cel the remote loopback upon detecting ation code specified in the Receive Loop- gister if the Receive deactivation loop-



TABLE 39: TRANSMIT LOOPBACK CODER REGISTER (TLCR)

HEX ADDRESS: 0xN125

Віт	FUNCTION	TYPE	DEFAULT	DESCRIPTION-OPERATION
7-1	TXLBC[6:0]	R/W	1010101	Transmit Loopback Code These seven bits determine the transmit loopback code. The MSB of the transmit loopback code is loaded first for transmission.
0	TXLBCENB	R/W	0	Transmit Loopback Code Enable This bit enables loopback code generation in the transmit path. Transmit loopback code is generated by writing the transmit loopback code in this register and enabling it using this bit. The length and the format of the transmit loopback code is determined by the Loopback Code Control Register. 0 = Disables the transmit loopback code generation. 1 = Enables the transmit loopback code generation.

8-CHANNEL T1/E1/J1 FRAMER/LIU COMBO - T1 REGISTER DESCRIPTION

TABLE 40: RECEIVE LOOPBACK ACTIVATION CODE REGISTER - CODE 0 (RLACR0) **HEX ADDRESS: 0xN126**

Віт	Function	TYPE	DEFAULT	Description-Operation
7-1	RXLBAC[6:0]	R/W	1010101	Receive activation loopback code These seven bits determine the receive loopback activation code. The MSB of the receive activation loopback code is received first.
0	RXLBACENB	R/W	nor b	Receive activation loopback code enable This bit enables the receive loopback activation code detection. Receive loopback activation code is detected by writing the expected receive activation loopback code in this register and enabling it using this bit. The length and format of the Receive loopback activation code is determined by the Loopback Code Control Register. 0 = Disables the receive loopback code activation detection. 1 = Enables the receive loopback code activation detection.

TABLE 41: RECEIVE LOOPBACK DEACTIVATION CODE REGISTER - CODE 0 (RLDCR0) HEX ADDRESS: 0xN127

Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION
7-1	RXLBDC[6:0]	R/W	1010101	Receive deactivation loopback code These seven bits determine the receive loopback deactivation code. The MSB of the receive deactivation loopback code is received first.
0	RXLBDCENB	R/W	0	Receive deactivation loopback code enable This bit enables the receive loopback deactivation code detection. Receive loopback deactivation code is detected by writing the expected receive deactivation loopback code in this register and enabling it using this bit. The length and format of the Receive loopback deactivation code is determined by the Loopback Code Control Register. 0 = Disables the receive loopback code deactivation detection. 1 = Enables the receive loopback code deactivation detection.



REV. 1.0.0

TABLE 42: RECEIVE LOOPCODE DETECTION SWITCH (RLCDS)

Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION
7	RxLCDetSwitch7	R/W	7	Receive LoopCode Switch 7 If receive loopcode 7 is enabled, this bit will determine which input the loopcode will be detected on. By default, the loopcode is searching for the line side (RTIP/RRING). 0 - Line Side (RTIP/RRING) 1 - System Side (TxSER)
6	RxLCDetSwitch6	R/W	6	Receive LoopCode Switch 6 If receive loopcode 6 is enabled, this bit will determine which input the loopcode will be detected on. By default, the loopcode is searching for the line side (RTIP/RRING). 0 - Line Side (RTIP/RRING) 1 - System Side (TxSER)
5	RxLCDetSwitch5	RAW	Office Paren	Receive LoopCode Switch 5 If receive loopcode 5 is enabled, this bit will determine which input the loopcode will be detected on. By default, the loopcode is searching for the line side (RTIP/RRING). 0 - Line Side (RTIP/RRING) 1 - System Side (TxSER)
4	RxLCDetSwitch4	R/W	70	Receive LoopCode Switch 4 If receive loopcode 4 is enabled, this bit will determine which input the loopcode will be detected on. By default, the loopcode is searching for the line side (RTIP/RRING). 0 - Line Side (RTIP/RRING) 1 - System Side (TXSER)
3	RxLCDetSwitch3	R/W	3	Receive LoopCode Switch 3 If receive loopcode 3 is enabled, this bit will determine which input the loopcode will be detected on. By default, the loopcode is searching for the line side (RTIP/RRING), 0 - Line Side (RTIP/RRING) 1 - System Side (TxSER)
2	RxLCDetSwitch2	R/W	2	Receive LoopCode Switch 2 If receive loopcode 2 is enabled, this bit will determine which input the loopcode will be detected on. By default, the loopcode is searching for the line side (RTIP/RRING). 0 - Line Side (RTIP/RRING) 1 - System Side (TxSER)





8-CHANNEL T1/E1/J1 FRAMER/LIU COMBO - T1 REGISTER DESCRIPTION

TABLE 42: RECEIVE LOOPCODE DETECTION SWITCH (RLCDS)

HEX A	ADDRESS:	0xN128

Віт	Function	TYPE	DEFAULT	DESCRIPTION-OPERATION
1	RxLCDetSwitch1	R/W	0	Receive LoopCode Switch 1 If receive loopcode 1 is enabled, this bit will determine which input the loopcode will be detected on. By default, the loopcode is searching for the line side (RTIP/RRING). 0 - Line Side (RTIP/RRING) 1 - System Side (TxSER)
0	RxLCDetSwitch0	R/W	0	Receive LoopCode Switch 0 If receive loopcode 0 is enabled, this bit will determine which input the loopcode will be detected on. By default, the loopcode is searching for the line side (RTIP/RRING). 0 - Line Side (RTIP/RRING) 1 - System Side (TxSER)

TABLE 43: DEFECT DETECTION ENABLE REGISTER (DDER)

TABLE	43: DEFECT DETECT	TION ENABLE	REGISTER	R (DDER) HEX ADDRESS: 0xN129
Віт	Function	TYPE	DEFAULT	DESCRIPTION-OPERATION
7	DEFDET	R/W	10,	For defect detection per ANSI T1.231-1997 and T1.403-1999, user should leave this bit set to '1'.
			V nor b	onger being manufactin this ordered (OBS) actured

REV. 1.0.0

TABLE 44: LOOPBACK CODE CONTROL REGISTER - CODE 1 (LCCR1)

Віт	Function	Түре	DEFAULT		DESCRIPTION-OPERATION
7-6	RXLBCALEN[1:0]	R/W	00	This bit determines th	Code Activation Length the receive loopback code activation length. s supported as presented in the table below:
				RXLBCALEN[1:0]	RECEIVE LOOPBACK CODE ACTIVATION LENGTH
				00	Selects 4-bit receive loopback code activation Sequence
	O/	1/2		01	Selects 5-bit receive loopback code activation Sequence
		5 6	7000	10	Selects 6-bit receive loopback code activation Sequence
		J.G	roduct	11	Selects 7-bit receive loopback code activation Sequence
		8h	· OA	0,	
	RXLBCDLEN[1:0]		Nay no	This bit determines th	RECEIVE LOOPBACK CODE DEACTIVATION LENGTH Selects 4-bit receive loopback code deactivation Sequence Selects 5-bit receive loopback code deactivation Sequence Selects 6-bit receive loopback code deactivation Sequence Selects 7-bit receive loopback code deactivation Sequence
3-2	Reserved	R/W	00	Reserved	
1	FRAMED	R/W	0	in the transmit path. 0 = Selects an "Unfra	framed or unframed loopback code generation med" loopback code for transmission. " loopback code for transmission.
0	Reserved	R/W	0	Reserved	

TABLE 45: RECEIVE LOOPBACK ACTIVATION CODE REGISTER - CODE 1 (RLACR1) HEX ADDRESS: 0xN12B

Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION
7-1	RXLBAC[6:0]	R/W	1010101	Receive activation loopback code These seven bits determine the receive loopback activation code. The MSB of the receive activation loopback code is received first.
0	RXLBACENB	R/W	0	Receive activation loopback code enable This bit enables the receive loopback activation code detection. Receive loopback activation code is detected by writing the expected receive activation loopback code in this register and enabling it using this bit.
	day.	0.		The length and format of the Receive loopback activation code is determined by the Loopback Code Control Register. 0 = Disables the receive loopback code activation detection. 1 = Enables the receive loopback code activation detection.

TABLE 46: RECEIVE LOOPBACK DEACTIVATION CODE REGISTER - CODE 1 (RLDCR1) HEX ADDRESS: 0xN12C

Віт	FUNCTION	TYPE	DEFAULT	DESCRIPTION-OPERATION
7-1	RXLBDC[6:0]	R/W	1010101	Receive deactivation loopback code These seven bits determine the receive loopback deactivation code. The MSB of the receive deactivation loopback code is received first.
0	RXLBDCENB	R/W	18,6	Receive deactivation loopback code enable This bit enables the receive loopback deactivation code detection. Receive loopback deactivation code is detected by writing the expected receive deactivation loopback code in this register and enabling it using this bit. The length and format of the Receive loopback deactivation code is determined by the Loopback Code Control Register. 0 = Disables the receive loopback code deactivation detection. 1 = Enables the receive loopback code deactivation detection.



REV. 1.0.0

TABLE 47: LOOPBACK CODE CONTROL REGISTER - CODE 2 (LCCR2)

Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION
7-6	RXLBCALEN[1:0]	R/W	00	Receive Loopback Code Activation Length This bit determines the receive loopback code activation length. There are four lengths supported as presented in the table below:
				RXLBCALEN[1:0] RECEIVE LOOPBACK CODE ACTIVATION LENGTH
				00 Selects 4-bit receive loopback code activation Sequence
	O.	1/2		O1 Selects 5-bit receive loopback code activation Sequence
	TO!	5 6	000	10 Selects 6-bit receive loopback code activation Sequence
		ne	roduct	11 Selects 7-bit receive loopback code activation Sequence
		8h	O/	O _x
			Tay no	This bit determines the receive loopback code deactivation length. There are four lengths supported as presented in the table below RXLBCDLEN[1:0] RECEIVE LOOPBACK CODE DEACTIVATION LENGTH 00 Selects 4-bit receive loopback code deactivation Sequence 01 Selects 5-bit receive loopback code deactivation Sequence 10 Selects 6-bit receive loopback code deactivation Sequence 11 Selects 7-bit receive loopback code deactivation Sequence
3-2	Reserved	R/W	00	Reserved
1	FRAMED	R/W	0	Framed Loopback Code This bit selects either framed or unframed loopback code generation in the transmit path. 0 = Selects an "Unframed" loopback code for transmission. 1 = Selects a "framed" loopback code for transmission.
0	Reserved	R/W	0	Reserved



TABLE 48: RECEIVE LOOPBACK ACTIVATION CODE REGISTER - CODE 2 (RLACR2) HEX A

HEX ADDRESS: 0xN12E

HEX ADDRESS: 0xN138 - 0xN13A

Віт	Function	TYPE	DEFAULT	DESCRIPTION-OPERATION
7-1	RXLBAC[6:0]	R/W	1010101	Receive activation loopback code These seven bits determine the receive loopback activation code. The MSB of the receive activation loopback code is received first.
0	RXLBACENB	R/W	0	Receive activation loopback code enable This bit enables the receive loopback activation code detection. Receive loopback activation code is detected by writing the expected receive activation loopback code in this register and
	d'all	e Q.		enabling it using this bit. The length and format of the Receive loopback activation code is determined by the Loopback Code Control Register. 0 = Disables the receive loopback code activation detection. 1 = Enables the receive loopback code activation detection.

8-CHANNEL T1/E1/J1 FRAMER/LIU COMBO - T1 REGISTER DESCRIPTION

TABLE 49: RECEIVE LOOPBACK DEACTIVATION CODE REGISTER - CODE 2 (RLDCR2) HEX ADDRESS: 0xN12F

Віт	FUNCTION	TYPE	DEFAULT	DESCRIPTION-OPERATION
7-1	RXLBDC[6:0]	R/W	1010101	Receive deactivation loopback code These seven bits determine the receive loopback deactivation code. The MSB of the receive deactivation loopback code is received first.
0	RXLBDCENB	R/W	18,6	Receive deactivation loopback code enable This bit enables the receive loopback deactivation code detection. Receive loopback deactivation code is detected by writing the expected receive deactivation loopback code in this register and enabling it using this bit. The length and format of the Receive loopback deactivation code is determined by the Loopback Code Control Register. 0 = Disables the receive loopback code deactivation detection. 1 = Enables the receive loopback code deactivation detection.

TABLE 50: TRANSMIT SS7 LSSU SF1 REGISTERS (TSS7LSSUSF1R)

Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION
7-0	SF1[7:0]	R/W	00000000	Reserved for future

Note1: SS7 Controller #1 = 0xN138, SS7 Controller #2 = 0xN139, SS7 Controller #3 = 0xN13A.

Note2: For a description/example of the SS7 Controller functionality, please refer to application note TAN-210.



TABLE 51: TRANSMIT LOOPCODE GENERATION SWITCH (TLCGS)

Віт	Function	TYPE	DEFAULT	DESCRIPTION-OPERATION
7-1	Reserved	R/W	0	Reserved
0	TxLCGenSwitch	R/W	0	Transmit LoopCode Switch If the transmit loopcode is enabled, this bit will determine which direction the loopcode will be transmitted. By default, the loopcode is generated on the line side (TTIP/TRING). 0 - Line Side (TTIP/TRING) 1 - System Side (RxSER)

TABLE 52: LOOPCODE TIMER SELECT (LCTS) HEX ADDRESS: 0xN141

Віт	Function	TYPE	DEFAULT	DESCRIPTION-OPERATION
7-3	Reserved	R/W	O CX	Reserved
2-0	LCTimer	R/W	72/10	Loopcode Timer Select These bits are used to select the timer value for declaring a valid loopcode detection for both Activation and De-Activation. By default, the timer is set to 5 seconds. 000 - Do Not Use 001 - Do Not Use 010 - 1 Second 011 - 2 Seconds 100 - 3 Seconds 110 - 5 Seconds 111 - 6 Seconds

TABLE 53: TRANSMIT SPRM AND NPRM CONTROL REGISTER (TSPRMCR)

				111 - 6 Seconds
TABLE	: 53: TRANSMIT SPRM	AND NPR	M Contro	DL REGISTER (TSPRMCR) HEX ADDRESS: 0xN142
Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION
7	FC_Bit	R/W	0	NPRM FC Bit This bit is used to set the value of the FC bit field within the NPRM report.
6	PA_Bit	R/W	0	NPRM PA Bit This bit is used to set the value of the PA bit field within the NPRM report.
5	U1_BIT	R/W	0	U1 Bit This bit provides the contents of the U1 bit within the outgoing SPRM message.





ВІТ

3-0

8-CHANNEL T1/E1/J1 FRAMER/LIU COMBO - T1 REGISTER DESCRIPTION

TABLE 53: TRANSMIT SPRM AND NPRM CONTROL REGISTER (TSPRMCR)

Function	Түре	DEFAULT	DESCRIPTION-OPERATION
U2_BIT	R/W	0	U2 Bit This bit provides the contents of the U2 bit within the outgoing SPRM message.
R_BIT	R/W	0000	R Bit This bit provides the contents of the R bit within the outgoing SPRM message.

data sheet are no to to the ordered manufactured obs. The ordered obs. The



TABLE 54: DATA LINK CONTROL REGISTER (DLCR2)

HEX ADDRESS: 0xN143

Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION
7	SLC-96 Data Link Enable	R/W	0	SLC®96 DataLink Enable This bit permits the user to configure the channel to support the transmission and reception of the "SLC-96 type" of data-link message. 0 - Channel does not support the transmission and reception of "SLC-96" type of data-link messages. Regular SF framing bits will be transmitted. 1 - Channel supports the transmission and reception of the "SLC-96" type of data-link messages. Note: This bit is only active if the channel has been configured to operate in either the SLC-96 or the ESF Framing formats.
6	MOS ABORT Disable	R/W	product may no	MOS ABORT Disable: This bit permits the user to either enable or disable the "Automatic MOS ABORT" feature within Transmit HDLC Controller # 2. If the user enables this feature, then Transmit HDLC Controller block # 2 will automatically transmit the ABORT Sequence (e.g., a zero followed by a string of 7 consecutive "1s") whenever it abruptly transitions from transmitting a MOS type of message, to transmitting a BOS type of message. If the user disables this feature, then the Transmit HDLC Controller Block # 2 will NOT transmit the ABORT sequence, whenever it abruptly transitions from transmitting a MOS-type of message to transmitting a BOS-type of message. O Enables the "Automatic MOS Abort" feature 1 - Disables the "Automatic MOS Abort" feature
5	Rx_FCS_DIS	R/W	0	Receive Frame Check Sequence (FCS) Verification Enable/Disable This bit permits the user to configure the Receive HDLC Controller Block # 2 to compute and verify the FCS value within each incoming LAPD message frame. 0 - Enables FCS Verification 1 - Disables FCS Verification
4	AutoRx	R/W	0	Auto Receive LAPD Message This bit configures the Receive HDLC Controller Block #2 to discard any incoming BOS or LAPD Message frame that exactly match which is currently stored in the Receive HDLC1 buffer. 0 = Disables this "AUTO DISCARD" feature 1 = Enables this "AUTO DISCARD" feature.
3	Tx_ABORT	R/W	0	Transmit ABORT This bit configures the Transmit HDLC Controller Block # 2 to transmit an ABORT sequence (string of 7 or more consecutive 1's) to the Remote terminal. 0 - Configures the Transmit HDLC Controller Block # 2 to function normally (e.g., not transmit the ABORT sequence). 1 - Configures the Transmit HDLC Controller block # 2 to transmit the ABORT Sequence.

REV. 1.0.0

8-CHANNEL T1/E1/J1 FRAMER/LIU COMBO - T1 REGISTER DESCRIPTION

TABLE 54: DATA LINK CONTROL REGISTER (DLCR2)

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
2	Tx_IDLE Tx_FCS_EN	R/W	O O	Transmit Idle (Flag Sequence Byte) This bit configures the Transmit HDLC Controller Block #2 to unconditionally transmit a repeating string of Flag Sequence octets (0X7E) in the data link channel to the Remote terminal. In normal conditions, the Transmit HDLC Controller block will repeatedly transmit the Flag Sequence octet whenever there is no MOS message to transmit to the remote terminal equipment. However, if the user invokes this "Transmit Idle Sequence" feature, then the Transmit HDLC Controller block will UNCONDITIONALLY transmit a repeating stream of the Flag Sequence octet (thereby overwriting all outbound MOS data-link messages). 0 - Configures the Transmit HDLC Controller Block # 2 to transmit data-link information in a "normal" manner. 1 - Configures the Transmit HDLC Controller block # 2 to transmit a repeating string of Flag Sequence Octets (0x7E). Note: This bit is ignored if the Transmit HDLC2 controller is operating in the BOS Mode - bit 0 (MOS/BOS) within this register is set to 0.
1	Tx_FCS_EN	R/W	renor horb	Transmit LAPD Message with Frame Check Sequence (FCS) This bit permits the user to configure the Transmit HDLC Controller block # 2 to compute and append FCS octets to the "back-end" of each outbound MOS data-link message. 0 - Configures the Transmit HDLC Controller block # 2 to NOT compute and append the FCS octets to the back-end of each outbound MOS data-link message. 1 - Configures the Transmit HDLC Controller block # 2 TO COM-PUTE and append the FCS octets to the back-end of each outbound MOS data-link message. Note: This bit is ignored if the transmit HDLC2 controller has been configured to operate in the BOS mode - bit 0 (MOS/BOS) within this register is set to 0.
0	MOS/BOS	R/W	0	Message Oriented Signaling/Bit Oriented Signaling Send This bit permits the user to enable LAPD transmission through HDLC Controller Block # 2 using either BOS (Bit-Oriented Signaling) or MOS (Message-Oriented Signaling) frames. 0 - Transmit HDLC Controller block # 2 BOS message Send. 1 - Transmit HDLC Controller block # 2 MOS message Send. Note: This is not an Enable bit. This bit must be set to "0" each time a BOS is to be sent.



REV. 1.0.0

TABLE 55: TRANSMIT DATA LINK BYTE COUNT REGISTER (TDLBCR2)

Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION
7	TxHDLC2 BUFAvail/BUFSel	R/W She she	o o o o o o o o o o o o o o o o o o o	Transmit HDLC2 Buffer Available/Buffer Select This bit has different functions, depending upon whether the user is writing to or reading from this register, as depicted below. If the user is writing data into this register bit: 0 - Configures the Transmit HDLC2 Controller to read out and transmit the data, residing within "Transmit HDLC2 Buffer # 0", via the Data Link channel to the remote terminal equipment. 1 - Configures the Transmit HDLC2 Controller to read out and transmit the data, residing within the "Transmit HDLC2 Buffer #1", via the Data Link channel to the remote terminal equipment. If the user is reading data from this register bit: 0 - Indicates that "Transmit HDLC2 Buffer # 0" is the next available buffer. In this case, if the user wishes to write in the contents of a new "outbound" Data Link Message into the Transmit HDLC2 Message Buffer, he/she should proceed to write this message into "Transmit HDLC2 Buffer # 0" - Address location: 0xN600. 1 - Indicates that "Transmit HDLC2 Buffer # 1" is the next available buffer. In this case, if the user wishes to write in the contents of a new "outbound" Data Link Message into the Transmit HDLC2 Message Buffer, he/she should proceed to write this message into "Transmit HDLC2 Buffer # 1" - Address location: 0xN700. Note: If one of these Transmit HDLC2 buffers contain a message which has yet to be completely read-in and processed for transmission by the Transmit HDLC2 controller, then this bit will automatically reflect the value corresponding to the next available buffer when it is read. Changing this bit to the inuse buffer is not permitted.
6-0	TDLBC[6:0]	R/W	0000000	Transmit HDLC2 Message - Byte Count The exact function of these bits depends on whether the Transmit HDLC 2 Controller is configured to transmit MOS or BOS messages to the Remote Terminal Equipment. In BOS MODE: These bit fields contain the number of repetitions the BOS message must be transmitted before the Transmit HDLC2 controller generates the Transmit End of Transfer (TxEOT) interrupt and halts transmission. If these fields are set to 00000000, then the BOS message will be transmitted for an indefinite number of times. In MOS MODE: These bit fields contain the length, in number of octets, of the message to be transmitted. The length of MOS message specified in these bits include header bytes such as the SAPI, TEI, Control field, however, it does not include the FCS bytes.

REV. 1.0.0

TABLE 56: RECEIVE DATA LINK BYTE COUNT REGISTER (RDLBCR2)

Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION
7	RBUFPTR	R/W	0	Receive HDLC2 Buffer-Pointer This bit Identifies which Receive HDLC2 buffer contains the most recently received HDLC2 message. 0 - Indicates that Receive HDLC2 Buffer # 0 contains the contents of the most recently received HDLC message. 1 - Indicates that Receive HDLC2 Buffer # 1 contains the contents of the most recently received HDLC message.
6-0	RDLBC[6:0]	R/W	100	Receive HDLC Message - byte count The exact function of these bits depends on whether the Receive HDLC Controller Block #2 is configured to receive MOS or BOS messages. In BOS Mode: These seven bits contain the number of repetitions the BOS message must be received before the Receive HDLC2 controller generates the Receive End of Transfer (RxEOT) interrupt. If these bits are set to "0000000", the message will be received indefinitely and no Receive End of Transfer (RxEOT) interrupt will be generated. In MOS Mode: These seven bits contain the size in bytes of the HDLC2 message that has been received and written into the Receive HDLC buffer. The length of MOS message shown in these bits include header bytes such as the SAPI, TEI, Control field, AND the FCS bytes.
				These seven bits contain the size in bytes of the HDLC2 message that has been received and written into the Receive HDLC buffer. The length of MOS message shown in these bits include header bytes such as the SAPI, TEI, Control field, AND the FCS bytes.



TABLE 57: LOOPBACK CODE CONTROL REGISTER - CODE 3 (LCCR3)

HEX ADDRESS: 0xN146

Віт	Function	Түре	DEFAULT		DESCRIPTION-OPERATION	
7-6				Receive Loopback Code Activation Length This bit determines the receive loopback code activation length. There are four lengths supported as presented in the table below:		
				RXLBCALEN[1:0]	RECEIVE LOOPBACK CODE ACTIVATION LENGTH	
				00	Selects 4-bit receive loopback code activation Sequence	
	O/	1/2		01	Selects 5-bit receive loopback code activation Sequence	
		5 6	roduct	10	Selects 6-bit receive loopback code activation Sequence	
		J.G	Sh Ch	11	Selects 7-bit receive loopback code activation Sequence	
		8h	· OA	0,		
	RXLBCDLEN[1:0]		Nay no	This bit determines th	RECEIVE LOOPBACK CODE DEACTIVATION LENGTH Selects 4-bit receive loopback code deactivation Sequence Selects 5-bit receive loopback code deactivation Sequence Selects 6-bit receive loopback code deactivation Sequence Selects 7-bit receive loopback code deactivation Sequence	
3-2	Reserved	R/W	00	Reserved		
1	FRAMED	R/W	0	in the transmit path. 0 = Selects an "Unfra	framed or unframed loopback code generation med" loopback code for transmission. " loopback code for transmission.	
0	Reserved	R/W	0	Reserved		

REV. 1.0.0

TABLE 58: RECEIVE LOOPBACK ACTIVATION CODE REGISTER - CODE 3 (RLACR3)

Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION
7-1	RXLBAC[6:0]	R/W	1010101	Receive activation loopback code These seven bits determine the receive loopback activation code. The MSB of the receive activation loopback code is received first.
0	RXLBACENB	R/W	0	Receive activation loopback code enable This bit enables the receive loopback activation code detection. Receive loopback activation code is detected by writing the expected receive activation loopback code in this register and enabling it using this bit.
	9/2	0		The length and format of the Receive loopback activation code is determined by the Loopback Code Control Register. 0 = Disables the receive loopback code activation detection. 1 = Enables the receive loopback code activation detection.

TABLE 59: RECEIVE LOOPBACK DEACTIVATION CODE REGISTER - CODE 3 (RLDCR3) HEX ADDRESS: 0xN148

Віт	Function	TYPE	DEFAULT	DESCRIPTION-OPERATION
7-1	RXLBDC[6:0]	R/W	1010101	Receive deactivation loopback code These seven bits determine the receive loopback deactivation code. The MSB of the receive deactivation loopback code is received first.
0	RXLBDCENB	R/W	18,6	Receive deactivation loopback code enable This bit enables the receive loopback deactivation code detection. Receive loopback deactivation code is detected by writing the expected receive deactivation loopback code in this register and enabling it using this bit. The length and format of the Receive loopback deactivation code is determined by the Loopback Code Control Register. 0 = Disables the receive loopback code deactivation detection. 1 = Enables the receive loopback code deactivation detection.



REV. 1.0.0

TABLE 60: LOOPBACK CODE CONTROL REGISTER - CODE 4 (LCCR4)

Віт	Function	Түре	DEFAULT		DESCRIPTION-OPERATION
7-6	RXLBCALEN[1:0]	R/W	00	This bit determines th	Code Activation Length the receive loopback code activation length. The supported as presented in the table below:
				RXLBCALEN[1:0]	RECEIVE LOOPBACK CODE ACTIVATION LENGTH
				00	Selects 4-bit receive loopback code activation Sequence
	0%	Me		01	Selects 5-bit receive loopback code activation Sequence
		5 %	2000	10	Selects 6-bit receive loopback code activation Sequence
		ne	Poduce Par	11	Selects 7-bit receive loopback code activation Sequence
		8h	· Ap	0,	
			NAV NO		RECEIVE LOOPBACK CODE DEACTIVATION LENGTH
				100	Selects 4-bit receive loopback code deactivation Sequence
				01	Selects 5-bit receive loopback code deactivation Sequence
				10	Selects 6-bit receive loopback code deactivation Sequence
				11	Selects 7-bit receive loopback code deactivation Sequence
3-2	Reserved	R/W	00	Reserved	
1	FRAMED	R/W	0	in the transmit path. 0 = Selects an "Unfra	framed or unframed loopback code generation med" loopback code for transmission. " loopback code for transmission.
0	Reserved	R/W	0	Reserved	

REV. 1.0.0

TABLE 61: RECEIVE LOOPBACK ACTIVATION CODE REGISTER - CODE 4 (RLACR4)

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7-1	RXLBAC[6:0]	R/W	1010101	Receive activation loopback code These seven bits determine the receive loopback activation code. The MSB of the receive activation loopback code is received first.
0	RXLBACENB	R/W	0	Receive activation loopback code enable This bit enables the receive loopback activation code detection. Receive loopback activation code is detected by writing the expected receive activation loopback code in this register and enabling it using this bit.
	O'A	e A.		The length and format of the Receive loopback activation code is determined by the Loopback Code Control Register. 0 = Disables the receive loopback code activation detection. 1 = Enables the receive loopback code activation detection.

TABLE 62: RECEIVE LOOPBACK DEACTIVATION CODE REGISTER - CODE 4 (RLDCR4) HEX ADDRESS: 0xN14B

Віт	Function	TYPE	DEFAULT	DESCRIPTION-OPERATION
7-1	RXLBDC[6:0]	R/W	1010101	Receive deactivation loopback code These seven bits determine the receive loopback deactivation code. The MSB of the receive deactivation loopback code is received first.
0	RXLBDCENB	R/W	18,6	Receive deactivation loopback code enable This bit enables the receive loopback deactivation code detection. Receive loopback deactivation code is detected by writing the expected receive deactivation loopback code in this register and enabling it using this bit. The length and format of the Receive loopback deactivation code is determined by the Loopback Code Control Register. 0 = Disables the receive loopback code deactivation detection. 1 = Enables the receive loopback code deactivation detection.



REV. 1.0.0

TABLE 63: LOOPBACK CODE CONTROL REGISTER - CODE 5 (LCCR5)

Віт	Function	Түре	DEFAULT		DESCRIPTION-OPERATION
7-6	RXLBCALEN[1:0]	R/W	00	This bit determines th	Code Activation Length ne receive loopback code activation length. s supported as presented in the table below:
				RXLBCALEN[1:0]	RECEIVE LOOPBACK CODE ACTIVATION LENGTH
				00	Selects 4-bit receive loopback code activation Sequence
	α	M	roduct (01	Selects 5-bit receive loopback code activation Sequence
		5 .0		10	Selects 6-bit receive loopback code activation Sequence
		one.		11	Selects 7-bit receive loopback code activation Sequence
		90	O.	0,	
5-4	RXLBCDLEN[1:0]	R/W	700 17 100 17	This bit determines th	RECEIVE LOOPBACK CODE DEACTIVATION LENGTH Selects 4-bit receive loopback code deactivation Sequence Selects 5-bit receive loopback code deactivation Sequence Selects 6-bit receive loopback code deactivation Sequence Selects 7-bit receive loopback code deactivation Sequence
3-2	Reserved	R/W	00	Reserved	
1	FRAMED	R/W	0	in the transmit path. 0 = Selects an "Unfra	framed or unframed loopback code generation med" loopback code for transmission. I" loopback code for transmission.
0	Reserved	R/W	0	Reserved	



TABLE 64: RECEIVE LOOPBACK ACTIVATION CODE REGISTER - CODE 5 (RLACR5)

HEX ADDRESS: 0xN14D

Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION
7-1	RXLBAC[6:0]	R/W	1010101	Receive activation loopback code These seven bits determine the receive loopback activation code. The MSB of the receive activation loopback code is received first.
0	RXLBACENB	R/W	0	Receive activation loopback code enable This bit enables the receive loopback activation code detection. Receive loopback activation code is detected by writing the expected receive activation loopback code in this register and enabling it using this bit.
	O'A	e A.		The length and format of the Receive loopback activation code is determined by the Loopback Code Control Register. 0 = Disables the receive loopback code activation detection. 1 = Enables the receive loopback code activation detection.

8-CHANNEL T1/E1/J1 FRAMER/LIU COMBO - T1 REGISTER DESCRIPTION

TABLE 65: RECEIVE LOOPBACK DEACTIVATION CODE REGISTER - CODE 5 (RLDCR5) HEX ADDRESS: 0xN14E

Віт	Function	TYPE	DEFAULT	DESCRIPTION-OPERATION
7-1	RXLBDC[6:0]	R/W	1010101	Receive deactivation loopback code These seven bits determine the receive loopback deactivation code. The MSB of the receive deactivation loopback code is received first.
0	RXLBDCENB	R/W	18,6	Receive deactivation loopback code enable This bit enables the receive loopback deactivation code detection. Receive loopback deactivation code is detected by writing the expected receive deactivation loopback code in this register and enabling it using this bit. The length and format of the Receive loopback deactivation code is determined by the Loopback Code Control Register. 0 = Disables the receive loopback code deactivation detection. 1 = Enables the receive loopback code deactivation detection.



REV. 1.0.0

TABLE 66: LOOPBACK CODE CONTROL REGISTER - CODE 6 (LCCR6)

Віт	Function	Түре	DEFAULT		DESCRIPTION-OPERATION
7-6	7-6 RXLBCALEN[1:0] R/W 00			This bit determines th	Code Activation Length ne receive loopback code activation length. s supported as presented in the table below:
				RXLBCALEN[1:0]	RECEIVE LOOPBACK CODE ACTIVATION LENGTH
				00	Selects 4-bit receive loopback code activation Sequence
	O.	1/10		01	Selects 5-bit receive loopback code activation Sequence
		5 6	000	10	Selects 6-bit receive loopback code activation Sequence
		No.	roduct	11	Selects 7-bit receive loopback code activation Sequence
		8h	Q.	0,	
5-4	RXLBCDLEN[1:0]	R/W	78470	This bit determines th	RECEIVE LOOPBACK CODE DEACTIVATION LENGTH Selects 4-bit receive loopback code deactivation Sequence Selects 5-bit receive loopback code deactivation Sequence Selects 6-bit receive loopback code deactivation Sequence Selects 7-bit receive loopback code deactivation Sequence
3-2	Reserved	R/W	00	Reserved	
1	FRAMED	R/W	0	in the transmit path. 0 = Selects an "Unfra	Framed or unframed loopback code generation med" loopback code for transmission. I" loopback code for transmission.
0	Reserved	R/W	0	Reserved	

HEX ADDRESS: 0xN152



TABLE 67: RECEIVE LOOPBACK ACTIVATION CODE REGISTER - CODE 6 (RLACR6)

Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION
7-1	RXLBAC[6:0]	R/W	1010101	Receive activation loopback code These seven bits determine the receive loopback activation code. The MSB of the receive activation loopback code is received first.
0	RXLBACENB	R/W	0	Receive activation loopback code enable This bit enables the receive loopback activation code detection. Receive loopback activation code is detected by writing the expected receive activation loopback code in this register and enabling it using this bit.
	%,	0		The length and format of the Receive loopback activation code is determined by the Loopback Code Control Register. 0 = Disables the receive loopback code activation detection. 1 = Enables the receive loopback code activation detection.

TABLE 68: RECEIVE LOOPBACK DEACTIVATION CODE REGISTER - CODE 6 (RLDCR6) HEX ADDRESS: 0xN151

Віт	Function	TYPE	DEFAULT	DESCRIPTION-OPERATION
7-1	RXLBDC[6:0]	R/W	1010101	Receive deactivation loopback code These seven bits determine the receive loopback deactivation code. The MSB of the receive deactivation loopback code is received first.
0	RXLBDCENB	R/W	18,6	Receive deactivation loopback code enable This bit enables the receive loopback deactivation code detection. Receive loopback deactivation code is detected by writing the expected receive deactivation loopback code in this register and enabling it using this bit. The length and format of the Receive loopback deactivation code is determined by the Loopback Code Control Register. 0 = Disables the receive loopback code deactivation detection. 1 = Enables the receive loopback code deactivation detection.

TABLE 69: TRANSMIT SS7 MINIMUM FLAG COUNT REGISTER (TSS7MFCR)

Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION
7-0	Flag Count	R/W	00000101	Minimum number of flags between 2 messages in SS7 mode.

Note: For a description/example of the SS7 Controller functionality, please refer to application note TAN-210.



REV. 1.0.0

TABLE 70: DATA LINK CONTROL REGISTER (DLCR3)

Віт	Function	Түре	DEFAULT	Description-Operation
7	SLC-96 Data Link Enable	R/W	0	SLC®96 DataLink Enable This bit permits the user to configure the channel to support the transmission and reception of the "SLC-96 type" of data-link message. 0 - Channel does not support the transmission and reception of "SLC-96" type of data-link messages. Regular SF framing bits will be transmitted. 1 - Channel supports the transmission and reception of the "SLC-96" type of data-link messages. Note: This bit is only active if the channel has been configured to operate in either the SLC-96 or the ESF Framing formats.
6	MOS ABORT Disable	R/W	Sheet and me	MOS ABORT Disable: This bit permits the user to either enable or disable the "Automatic MOS ABORT" feature within Transmit HDLC Controller # 3. If the user enables this feature, then Transmit HDLC Controller block # 3 will automatically transmit the ABORT Sequence (e.g., a zero followed by a string of 7 consecutive "1s") whenever it abruptly transitions from transmitting a MOS type of message, to transmitting a BOS type of message. If the user disables this feature, then the Transmit HDLC Controller Block # 3 will NOT transmit the ABORT sequence, whenever it abruptly transitions from transmitting a MOS-type of message to transmitting a BOS-type of message. O Enables the "Automatic MOS Abort" feature 1 Disables the "Automatic MOS Abort" feature
5	Rx_FCS_DIS	R/W	0	Receive Frame Check Sequence (FCS) Verification Enable/Disable This bit permits the user to configure the Receive HDLC Controller Block # 3 to compute and verify the FCS value within each incoming LAPD message frame. 0 - Enables FCS Verification 1 - Disables FCS Verification
4	AutoRx	R/W	0	Auto Receive LAPD Message This bit configures the Receive HDLC Controller Block #3 to discard any incoming BOS or LAPD Message frame that exactly match which is currently stored in the Receive HDLC3 buffer. 0 = Disables this "AUTO DISCARD" feature 1 = Enables this "AUTO DISCARD" feature.
3	Tx_ABORT	R/W	0	Transmit ABORT This bit configures the Transmit HDLC Controller Block #3 to transmit an ABORT sequence (string of 7 or more consecutive 1's) to the Remote terminal. 0 - Configures the Transmit HDLC Controller Block # 3 to function normally (e.g., not transmit the ABORT sequence). 1 - Configures the Transmit HDLC Controller block # 3 to transmit the ABORT Sequence.

8-CHANNEL T1/E1/J1 FRAMER/LIU COMBO - T1 REGISTER DESCRIPTION

TABLE 70: DATA LINK CONTROL REGISTER (DLCR3)

Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION
2	Tx_IDLE	R/W	0	Transmit Idle (Flag Sequence Byte) This bit configures the Transmit HDLC Controller Block #3 to unconditionally transmit a repeating string of Flag Sequence octets (0X7E) in the data link channel to the Remote terminal. In normal conditions, the Transmit HDLC Controller block will repeatedly transmit the Flag Sequence octet whenever there is no MOS message to transmit to the remote terminal equipment. However, if the user invokes this "Transmit Idle Sequence" feature, then the Transmit HDLC Controller block will UNCONDITIONALLY transmit a repeating stream of the Flag Sequence octet (thereby overwriting all outbound MOS data-link messages). 0 - Configures the Transmit HDLC Controller Block # 3 to transmit data-link information in a "normal" manner. 1 - Configures the Transmit HDLC Controller block # 3 to transmit a repeating string of Flag Sequence Octets (0x7E). Note: This bit is ignored if the Transmit HDLC3 controller is operating in the BOS Mode - bit 0 (MOS/BOS) within this register is set to 0.
1	Tx_FCS_EN	R/W	d may	Transmit LAPD Message with Frame Check Sequence (FCS) This bit permits the user to configure the Transmit HDLC Controller block # 3 to compute and append FCS octets to the "back-end" of each outbound MOS data-link message. 0 - Configures the Transmit HDLC Controller block # 3 to NOT compute and append the FCS octets to the back-end of each outbound MOS data-link message. 1 - Configures the Transmit HDLC Controller block # 3 TO COMPUTE and append the FCS octets to the back-end of each outbound MOS data-link message. Note: This bit is ignored if the transmit HDLC3 controller has been configured to operate in the BOS mode - bit 0 (MOS/BOS) within this register is set to 0.
0	MOS/BOS	R/W	0	Message Oriented Signaling/Bit Oriented Signaling Send This bit permits the user to enable LAPD transmission through HDLC Controller Block # 3 using either BOS (Bit-Oriented Signaling) or MOS (Message-Oriented Signaling) frames. 0 - Transmit HDLC Controller block # 3 BOS message Send. 1 - Transmit HDLC Controller block # 3 MOS message Send. Note: This is not an Enable bit. This bit must be set to "0" each time a BOS is to be sent.





REV. 1.0.0

TABLE 71: TRANSMIT DATA LINK BYTE COUNT REGISTER (TDLBCR3)

Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION
7	TxHDLC3 BUFAvail/BUFSel	R/W Ashe	o o o o o o o o o o o o o o o o o o o	Transmit HDLC3 Buffer Available/Buffer Select This bit has different functions, depending upon whether the user is writing to or reading from this register, as depicted below. If the user is writing data into this register bit: 0 - Configures the Transmit HDLC3 Controller to read out and transmit the data, residing within "Transmit HDLC3 Buffer # 0", via the Data Link channel to the remote terminal equipment. 1 - Configures the Transmit HDLC3 Controller to read out and transmit the data, residing within the "Transmit HDLC3 Buffer #1", via the Data Link channel to the remote terminal equipment. If the user is reading data from this register bit: 0 - Indicates that "Transmit HDLC3 Buffer # 0" is the next available buffer. In this case, if the user wishes to write in the contents of a new "outbound" Data Link Message into the Transmit HDLC3 Message Buffer, he/she should proceed to write this message into "Transmit HDLC3 Buffer # 0" - Address location: 0xN600. 1 - Indicates that "Transmit HDLC3 Buffer # 1" is the next available buffer. In this case, if the user wishes to write in the contents of a new "outbound" Data Link Message into the Transmit HDLC3 Message Buffer, he/she should proceed to write this message into "Transmit HDLC3 Buffer # 1" - Address location: 0xN700. Note: If one of these Transmit HDLC3 buffers contain a message which has yet to be completely read-in and processed for transmission by the Transmit HDLC3 controller, then this bit will automatically reflect the value corresponding to the next available buffer is not permitted.
6-0	TDLBC[6:0]	R/W	0000000	Transmit HDLC3 Message - Byte Count The exact function of these bits depends on whether the Transmit HDLC 3 Controller is configured to transmit MOS or BOS messages to the Remote Terminal Equipment. In BOS MODE: These bit fields contain the number of repetitions the BOS message must be transmitted before the Transmit HDLC3 controller generates the Transmit End of Transfer (TxEOT) interrupt and halts transmission. If these fields are set to 00000000, then the BOS message will be transmitted for an indefinite number of times. In MOS MODE: These bit fields contain the length, in number of octets, of the message to be transmitted. The length of MOS message specified in these bits include header bytes such as the SAPI, TEI, Control field, however, it does not include the FCS bytes.



TABLE 72: RECEIVE DATA LINK BYTE COUNT REGISTER (RDLBCR3)

Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION
7	RBUFPTR	R/W	0	Receive HDLC2 Buffer-Pointer This bit Identifies which Receive HDLC3 buffer contains the most recently received HDLC3 message. 0 - Indicates that Receive HDLC3 Buffer # 0 contains the contents of the most recently received HDLC message. 1 - Indicates that Receive HDLC3 Buffer # 1 contains the contents of the most recently received HDLC message.
6-0	RDLBC[6:0]	R/W	OOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOO	Receive HDLC Message - byte count The exact function of these bits depends on whether the Receive HDLC Controller Block #3 is configured to receive MOS or BOS messages. In BOS Mode: These seven bits contain the number of repetitions the BOS message must be received before the Receive HDLC3 controller generates the Receive End of Transfer (RxEOT) interrupt. If these bits are set to "0000000", the message will be received indefinitely and no Receive End of Transfer (RxEOT) interrupt will be generated. In MOS Mode: These seven bits contain the size in bytes of the HDLC3 message that has been received and written into the Receive HDLC buffer. The length of MOS message shown in these bits include header bytes such as the SAPI, TEI, Control field, AND the FCS bytes.
				These seven bits contain the size in bytes of the HDLC3 message that has been received and written into the Receive HDLC buffer. The length of MOS message shown in these bits include header bytes such as the SAPI, TEI, Control field, AND the FCS bytes.



REV. 1.0.0

TABLE 73: LOOPBACK CODE CONTROL REGISTER - CODE 7 (LCCR7)

Віт	Function	Түре	DEFAULT		DESCRIPTION-OPERATION		
7-6	7-6 RXLBCALEN[1:0] R/W 00			Receive Loopback Code Activation Length This bit determines the receive loopback code activation length. There are four lengths supported as presented in the table below:			
				RXLBCALEN[1:0]	RECEIVE LOOPBACK CODE ACTIVATION LENGTH		
				00	Selects 4-bit receive loopback code activation Sequence		
	0%	Me		01	Selects 5-bit receive loopback code activation Sequence		
		5 %	2000	10	Selects 6-bit receive loopback code activation Sequence		
		ne	Poduce Par	11	Selects 7-bit receive loopback code activation Sequence		
		8h	· Ap	0,			
			NAV NO		RECEIVE LOOPBACK CODE DEACTIVATION LENGTH		
				100	Selects 4-bit receive loopback code deactivation Sequence		
				01	Selects 5-bit receive loopback code deactivation Sequence		
				10	Selects 6-bit receive loopback code deactivation Sequence		
				11	Selects 7-bit receive loopback code deactivation Sequence		
3-2	Reserved	R/W	00	Reserved			
1	FRAMED	R/W	0	in the transmit path. 0 = Selects an "Unfra	framed or unframed loopback code generation med" loopback code for transmission. " loopback code for transmission.		
0	Reserved	R/W	0	Reserved			

REV. 1.0.0

Віт	FUNCTION	TYPE	DEFAULT	DESCRIPTION-OPERATION
7-1	RXLBAC[6:0]	R/W	1010101	Receive activation loopback code These seven bits determine the receive loopback activation code. The MSB of the receive activation loopback code is received first.
0	RXLBACENB	R/W	0	Receive activation loopback code enable This bit enables the receive loopback activation code detection. Receive loopback activation code is detected by writing the expected receive activation loopback code in this register and enabling it using this bit. The length and format of the Receive loopback activation code is determined by the Loopback Code Control Register. 0 = Disables the receive loopback code activation detection. 1 = Enables the receive loopback code activation detection.

TABLE 75: RECEIVE LOOPBACK DEACTIVATION CODE REGISTER - CODE 7 (RLDCR7) HEX ADDRESS: 0xN158

Віт	FUNCTION	TYPE	DEFAULT	DESCRIPTION-OPERATION
7-1	RXLBDC[6:0]	R/W	1010101	Receive deactivation loopback code These seven bits determine the receive loopback deactivation code. The MSB of the receive deactivation loopback code is received first.
0	RXLBDCENB	R/W	18,6	Receive deactivation loopback code enable This bit enables the receive loopback deactivation code detection. Receive loopback deactivation code is detected by writing the expected receive deactivation loopback code in this register and enabling it using this bit. The length and format of the Receive loopback deactivation code is determined by the Loopback Code Control Register. 0 = Disables the receive loopback code deactivation detection. 1 = Enables the receive loopback code deactivation detection.

TABLE 76: TRANSMIT SS7 CONTROL REGISTERS 0 (TSS7CR0) HEX ADDRESS: 0xN159 TO 0xN15B

Віт	Function	TYPE	DEFAULT	DESCRIPTION-OPERATION
7	Reserved	RW	0	
6	MOS-A	RW	0	1: Insert MOS abort
5	FCS check Rx disable	RW	0	1: Disable FCS check on Rx
4	AutoRx	RW	0	1: Automatically receive compare
3	ABORT	RW	0	1: Start abort sequence
2	IDLE	RW	0	1: Insert flag characters on Tx
1	FCS Tx	RW	0	1: Include FCS on Tx
0	MSU enable	RW	0	Send MSU/MOS message, Auto clear

Note1: SS7 Controller #1 = 0xN159, SS7 Controller #2 = 0xN15A, SS7 Controller #3 = 0xN15B.

Note2: For a description/example of the SS7 Controller functionality, please refer to application note TAN-210.

TABLE 77: TRANSMIT SS7 CONTROL REGISTERS 1 (TSS7CR1) HEX ADDRESS: 0xN15C to 0xN15E

Віт	FUNCTION	TYPE	DEFAULT	DESCRIPTION-OPERATION
7-4	Reserved	RW	0	
3	Load configuration	RW	0	1: load FSN/BSN/LI/SF0/SF1 to controller register, Auto clear after loading.
2	Error threshold	RW	0	0: 32 1: 64
1	Reserved	RW	0	
0	SS7 enable	RW	0	0: disable 1: enable

Note1: SS7 Controller #1 = 0xN15C, SS7 Controller #2 = 0xN15D, SS7 Controller #3 = 0xN15E.

Note2: For a description/example of the SS7 Controller functionality, please refer to application note TAN-210.

REV. 1.0.0

TABLE 78: BERT CONTROL REGISTER (BCR)

Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION
7-4	Reserved	R/W	0	Reserved
3-0	BERT[3:0]	R/W	0000	BERT Pattern Select
				0010 =PRBS X20 + X3 + 1
				0011 = QRSS X20 + X17 + 1
				0100 = All Ones
				0101 = All Zeros
				0110 = 3 in 24
				0111 = 1 in 8
				1000 = 55 Octet Pattern
	0/, 1/	0		1001 = Daly Pattern
	· Ox	D.		1010 = PRBS X20 + X17 + 1
	.0)			Others - Invalid

BERT Pattern Definitions

3 in 24

0001 0001 0000 0001 0000 0000

1 in 8

0000 0010 ...

55 Octet (Unframed)

This pattern is shown in HEX format for simplification purposes.

on ate no longer being mention reposes.

1 01 01 C 01 01 FF FF FF FF FF FF 80 01 80 01 80 01 80 01 80 01 80 01 ...

Daly Pattern (Framed)

This pattern is shown in HEX format for simplification purposes.

01 01 01 01 01 01 80 01 01 01 01 01 01 03 01 01 01 01 01 01 05 55 55 55 AA AA AA AA AA 01 01 01 01 01 01 FF FF FF FF FF FF 80 01 80 01 80 01 80 01 80 01 80 01 ...

REV. 1.0.0

1.1 T1 Synchronization status message

T1 synchronization messages are sent through the FDL (Facility Data Link) bits by using a BOC (Bit Oriented Code) controller within the XRT86VX38A device. The most right bit position in the BOC code is sent first. The SSM message that are used in typical BITS applications are shown below. These messages are defined in specification ANSI T1.101-1999.

TABLE 79: T1 SSM MESSAGES

QUALITY LEVEL	DESCRIPTION	BOC CODE
1	Stratum 1 Traceable	00000100 11111111
2	Synchronized Traceability Unknown	00001000 11111111
3	Stratum 2 Traceable	00001100 11111111
4	Stratum 3 Traceable	00010000 11111111
5	SONET Minimum Clock Traceable	00100010 11111111
6	Stratum 4 Traceable	00101000 11111111
7	Do Not Use for Synchronization	00110000 11111111
User Assignable	Reserved for Network Synchronization Use	01000000 11111111

1.2 T1 BOC Receiver

If enabled, the T1 BOC receiver will monitor the FDL bits for SSM messages with various features being supported. Some of these features are Change of Status Alarm, 3 independent pre-set codes for matching validation (each having its own alarm), filter settings for consecutive pattern qualification, and many more.

not holders

Note: If the receive BOC is enabled, the part will still report BOS and MOS messages as described in the register descriptions.

1.3 T1 BOC Transmitter

The T1 BOC transmitter will automatically insert an SSM message in the correct FDL bit positions if enabled. Once the message is stored in the TFDL register, Bit 0=1 sends the message, automatically followed by the Abort Sequence.

TABLE 80: SSM BOC CONTROL REGISTER (BOCCR 0xN170H)

8-CHANNEL T1/E1/J1 FRAMER/LIU COMBO - T1 REGISTER DESCRIPTION

BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
TxABORT	RMF	RMF[1:0]		BOCR	RBF[1:0]		SBOC
R/W	R/W	R/W	R/W	Auto Clear	R/W	R/W	Auto Clear
0	0	0	0	0	0	0	0

BIT 7 - Transmit Abort Sequence Enable

By default, the transmitter will send an IDLE flag after the SSM message (unless continuos is set). To send an Abort sequence to over write the IDLE flag, set this bit to '1'.

- } 0 Disabled
- } 1 Enable TxABORT

BITS [6:5] - Receive Match Filter Bits

These bits are used to set the number of consecutive error free patterns that must be received before the receive Match Event is set. This filter can be set to any message, not just a Valid SSM message. This filter does NOT apply to the ation...

The property of the set to "C an only RFDL valid message or alarm indication. The RFDL alarm and valid register have their own filter. See BITS [2:1] of this register.

- } 00 None
- } 01 3 consecutive patterns
- } 10 5 consecutive patterns
- } 11 7 consecutive patterns

BIT 4 - Receive BOC Enable

This bit is used to enable the BOC receiver. If this bit is set to "0", only standard BOS messages will be processed by the HDLC controller. For clarification, BOC messages can only be processed through the FDL bits.

- } 0 Disabled
- } 1 Enable Receive BOC

BIT 3 - BOC Reset

This bit is used to reset the receive BOC controller. The function of this bit is to reset all the BOC register values to their default values, except the BOC Interrupt registers. This register bit is automatically set back to '0' so that the user only needs to write '1' to send a subsequent reset.

} 1 - Reset BOC

BITS [2:1] - Receive BOC Filter Bits

These bits are used to set the number of consecutive error free patterns that must be received before the receive BOC alarm indication is set and the RFDL Valid Register is updated. This filter does NOT apply to the RFDL Matching Event registers. The 3 RFDL Matching Event Registers have a separate filter that applies equally to all three matching registers. Therefore, there are a total of 2 filters.

- } 00 None
- } 01 3 consecutive patterns
- } 10 5 consecutive patterns
- } 11 7 consecutive patterns

BIT 0 - Send BOC Message

This bit is used to transmit the stored BOC message in the transmit FDL register. This register bit is automatically set back to '0' so that the user only needs to write '1' to send a subsequent BOC message.

- } 0 Normal Operation
- } 1 Send BOC Message



TABLE 81: SSM RECEIVE FDL REGISTER (RFDLR 0xN171H)

BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
Rese	erved			RBO	C[5:0]		
RO	RO	RO	RO	RO	RO	RO	RO
0	0	0	0	0	0	0	0

BITS [7:6] - Reserved

BITS [5:0] - Receive BOC Message

Message most recently

Only the product of the prod These bits contain the most recently received BOC message if the filter setting has been meet in bits[2:1] of register 0xn170h.



TABLE 82: SSM RECEIVE FDL MATCH 1 REGISTER (RFDLMR1 0xN172H)

BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
Rese	erved			RFDLM	И1[5:0]		
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0	0	0	0	0	0	0	0

BITS [7:6] - Reserved

BITS [5:0] - Receive FDL Match 1

These bits can be used to set an expected value to be compared to the actual receive FDL message. This register is one of three possible expected values that can be set. Upon a match of this register, an independent alarm will be set. In addition, this register has a filter for consecutive message validation.

TABLE 83: SSM RECEIVE FDL MATCH 2 REGISTER (RFDLMR2 0xN173H)

BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
Rese	erved	10 L	0,00	RFDLM	И2[5:0]		
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0	0	0	6000	00	0	0	0

BITS [7:6] - Reserved

BITS [5:0] - Receive FDL Match 2

These bits can be used to set an expected value to be compared to the actual receive FDL message. This register is one of three possible expected values that can be set. Upon a match of this register, an independent alarm will be set. In addition, this register has a filter for consecutive message validation.

TABLE 84: SSM RECEIVE FDL MATCH 3 REGISTER (RFDLMR3 0xN174H)

BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
Rese	erved			RFDLM	ИЗ[5:0]		
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0	0	0	0	0	0	0	0

BITS [7:6] - Reserved

BITS [5:0] - Receive FDL Match 3

These bits can be used to set an expected value to be compared to the actual receive FDL message. This register is one of three possible expected values that can be set. Upon a match of this register, an independent alarm will be set. In addition, this register has a filter for consecutive message validation.

TABLE 85: SSM TRANSMIT FDL REGISTER (TFDLR 0xN175H)

BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
Rese	erved			TBO	C[5:0]		
RW	RW	RW	RW	RW	RW	RW	RW
0	0	0	0	0	0	0	0

BITS [7:6] - Reserved

BITS [5:0] - Transmit BOC Message

These bits are used to store the BOC message to be transmitted out the FDL bits. Once the message has been stored in this register, Bit 0 within the BOC Control Register is used to automatically transmit the message.

Note: The TxBYTE Count register 0xN176h is used to set the number of repetitions for this BOC message before the Abort sequence is sent out. The default is one repetition.

TABLE 86: SSM TRANSMIT BYTE COUNT REGISTER (TBCR 0xN176H)

BIT7	BIT6	BIT5	BIT4	ВІТ3	BIT2	BIT1	BIT0
			TBCR[[7:0]			
RW	RW	RW	RW	RW RW	RW	RW	RW
0	0	0	0	0	0	0	1

BITS [7:0] - Transmit Byte Count Value

These bits are used to store the amount of repetitions the Transmit BOC message will be sent before an Abort sequence. The default value is "1". If "0" is programmed into this register, the transmit BOC will be set continuously. To stop a continuous transmission, the TxBYTE count should be programmed to a definite value, and then re-send the BOC message.

TABLE 87: TRANSMIT SS7 FSN REGISTERS (TSS7FSNR) HEX ADDRESS: 0xN17A TO 0xN17C

Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION
7	FIB	RW	0	Forward Indicator Bit
6-0	FSN[6:0]	RW		FSN contains the sequence number of the signal unit. LAPD Controller 1 = 0xN17A LAPD Controller 2 = 0xN17B LAPD Controller 3 = 0xN17C

Note1: SS7 Controller #1 = 0xN17A, SS7 Controller #2 = 0xN17B, SS7 Controller #3 = 0xN17C.

Note2: For a description/example of the SS7 Controller functionality, please refer to application note TAN-210.

TABLE 88: TRANSMIT SS7 BSN REGISTERS (TSS7BSNR) HEX ADDRESS: 0xN17D to 0xN17F

Віт	Function	TYPE	DEFAULT	DESCRIPTION-OPERATION
7	BIB	RW	0	Backward Indicator Bit
6-0	BSN[6:0]	RW	0000000	BSN is used to acknowledge the receipt of signal units by the remote signal point. LAPD Controller 1 = 0xN17D LAPD Controller 2 = 0xN17E LAPD Controller 3 = 0xN17F

Note1: SS7 Controller #1 = 0xN17D, SS7 Controller #2 = 0xN17E, SS7 Controller #3 = 0xN17F.

Note2: For a description/example of the SS7 Controller functionality, please refer to application note TAN-210.

TABLE 89: RECEIVE DS-0 MONITOR REGISTERS (RDS0MR)
HEX ADDRESS: 0xN15F to 0xN16F (NOT INCLUDING 0xN163) AND 0xN1C0 to 0xN1D0

Віт	Function	TYPE	DEFAULT	DESCRIPTION-OPERATION
7-0	RxDS-0[7:0]	RO	00000000	Receive DS-0 Monitor
		nd ma	re no le	The contents of these registers will display a direct copy of the value currently being processed by the receive framer within the selected time slot. This value will reflect the data present at RTIP/RRING before any conditioning occurs. TS0 = 0xN15F TS1 = 0xN160 TS2 = 0xN161 TS3 = 0xN162 TS4 = 0xN164 (Note: 0xN163 is not used) TS5 = 0xN165 TS6 = 0xN166 TS7 = 0xN167 TS8 = 0xN168 TS9 = 0xN168 TS10 = 0xN16B TS12 = 0xN16C TS13 = 0xN16D
				TS6 = 0xN166
				TS7 = 0xN167 TS8 = 0xN168
				TS9 = 0xN169
				TS10 = 0xN16A
				TS11 = 0xN16B TS12 = 0xN16C
				TS13 = 0xN16D
				TS14 = 0xN16E
				TS15 = 0xN16F
				TS16 = 0xN1C0
				TS17 = 0xN1C1
				TS18 = 0xN1C2
				TS19 = 0xN1C3
				TS20 = 0xN1C4
				TS21 = 0xN1C5
				TS22 = 0xN1C6
				TS23 = 0xN1C7
				Note: 0xN1C8 to 0XN1CF are not used in T1

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7-0	TxDS-0[7:0]	RO		Transmit DS-0 Monitor The contents of these registers will display a direct copy of the value currently being processed by the transmit framer within the selected time slot. This value will reflect the data present at TxSER before any conditioning occurs. For time slot 0, read register 0xN1D0, for time slot 1, read 0xN1D1, etc. up to time slot 23 which is 0xN1E7. For T1 mode, time slots 24 through 31 are not used.

TABLE 90: TRANSMIT DS-0 MONITOR REGISTERS (TDS0MR) HEX ADDRESS: 0xN1D0 to 0xN1EF

TABLE 91: TRANSMIT \$\$7 LI REGISTERS (TSS7LIR) HEX ADDRESS: 0xN1F0 to 0xN1F2

Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION
7-6	Reserved	RW	00	
5-0		RW	000001	Length Indicator, the 6-bit LI can store values between zero and 63

Note1: SS7 Controller #1 = 0xN1F0, SS7 Controller #2 = 0xN1F1, SS7 Controller #3 = 0xN1F2.

Note2: For a description/example of the SS7 Controller functionality, please refer to application note TAN-210.

TABLE 92: TRANSMIT SS7 LSSU SF0 REGISTERS (TSS7LSSUSF0R) HEX ADDRESS: 0xN1F3 to 0xN1F5

Віт	FUNCTION	TYPE	DEFAULT	DESCRIPTION-OPERATION
7-3	SFO[7:3] bits	RW	00000	Reserved for future
2-0	CBA Indication	RW		000 : SIO 001 : SIN 010 : SIE 011 : SIOS 100 : SIPO 101 : SIB 110 : reserved 111 : reserved

Note1: SS7 Controller #1 = 0xN1F3, SS7 Controller #2 = 0xN1F4, SS7 Controller #3 = 0xN1F5.

Note2: For a description/example of the SS7 Controller functionality, please refer to application note TAN-210.

TABLE 93: RECEIVE SS7 RXSOT DELAY COUNT REGISTER (RSS7RXSOTDCR) HEX ADDRESS: 0xN1F6

Віт	FUNCTION	TYPE	DEFAULT	DESCRIPTION-OPERATION
7-4	Reserved	RW	0000	
3-0	Delay Byte Count	RW	0111	Bytes to be delayed before generating a RxSOT

Note: For a description/example of the SS7 Controller functionality, please refer to application note TAN-210.

HEX ADDRESS: 0x01FE

HEX ADDRESS: 0x01FF



TABLE 94: TRANSMIT ALARM TEST REGISTER (TATR) HEX ADDRESS: 0xN1FB

8-CHANNEL T1/E1/J1 FRAMER/LIU COMBO - T1 REGISTER DESCRIPTION

Віт	FUNCTION	TYPE	DEFAULT	DESCRIPTION-OPERATION
7-6	AIS-CI pattern	RW	00	Transmit AIS-CI Test pattern
				00 = The AIS-CI signature sent contains 148ms of CI signature (8896/1184).
				01 = The AIS-CI signature sent contains 152ms of CI signature (8864/1216).
				10 = The AIS-CI signature sent contains 144ms of CI signature (8928/1152).
				11 = The AIS-CI signature sent contains 156ms of CI signature (8832/1248).
5-0	Reserved	RW	00000	

TABLE 95: DEVICE ID REGISTER (DEVID)

Віт	FUNCTION	TYPE	DEFAULT	DESCRIPTION-OPERATION
7-0	DEVID[7:0]	RO		DEVID This register is used to identify the XRT86VX38A Framer/LIU. The value of this register is 0x3Ch.

TABLE 96: REVISION ID REGISTER (REVID)

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7-0	REVID[7:0]	RO	00000010	REVID This register is used to identify the revision number of the XRT86VX38A. The value of this register for the first revision is A - 0x01h. Note: The content of this register is subject to change when a newer revision of the device is issued.

TABLE 97: TRANSMIT CHANNEL CONTROL REGISTER 0-23 (TCCR 0-23)



HEX ADDRESS: 0xN300 TO 0xN317

REV. 1.0.0

7								
6	LAPDcntl[1] LAPDcntl[0]	R/W R/W	0	Transmit LAPD Control These bits select which one of the three Transmit LAPD controller is colured to use D/E time slot (Octets 0-23) for transmitting LAPD messages. The following table presents the different settings of these two bits.				
				LAPDCNTL[1:0]	LAPD CONTROLLER SELECTED			
				00	Transmit LAPD Controller 1			
				01	Transmit LAPD Controller 2			
		0/3/6	she production	10	The TxDE[1:0] bits in the Transmit Signaling and Data Link Select Register (TSDLSR - Register Address - 0xN10A, bit 3-2) determine the data source for D/E time slots.			
			JO.	11	Transmit LAPD Controller 3			
			and m	NOTE: All three Trai transmission. datalink for tra 0, and 0xN317	nsmit LAPD Controllers can use D/E timeslots for However, only Transmit LAPD Controller 1 can use nsmission. Register 0xN300 represents D/E time slot 7 represents D/E time slot 23.			
5 - 4	TxZERO[1:0]	R/W	00	Selects Type of Zero These bits select the ty XRT86VX38A device	Suppression The of zero code suppression used by the			
				TxZERO[1:0]	Type of Zero Code Suppression Selected			
				00 No	zero code suppression is used			
				01 AT	&T bit 7 stuffing is used			
				co	TE zero code suppression is used. If GTE zero de suppression is used, bit 8 is stuffed in non-sigling frame. Otherwise, bit 7 is stuffed in signaling time if signaling bit is zero.			
					OS zero code suppression is used. The value 98 replaces the input data			

8-CHANNEL T1/E1/J1 FRAMER/LIU COMBO - T1 REGISTER DESCRIPTION

TABLE 97: TRANSMIT CHANNEL CONTROL REGISTER 0-23 (TCCR 0-23)

HEX ADDRESS: 0xN300 TO 0xN317

Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION					
3-0	TxCond(3:0)	R/W	0000	These bits allow with internally g remote terminal sents the differe	nel Conditioning for Timeslot 0 to 23 of the user to substitute the input PCM data (Octets 0-23) enerated Conditioning Codes prior to transmission to the equipment on a per-channel basis. The table below pre- ent conditioning codes based on the setting of these bits. ess 0xN300 represents time slot 0, and address 0xN317 rep- ent 23.				
				TxCond[1:0]	CONDITIONING CODES				
		λ		0xN / 0xE	Contents of timeslot octet are unchanged.				
	Q	To he	Dr	0x1	All 8 bits of the selected timeslot octet are inverted (1's complement) OUTPUT = (TIME_SLOT_OCTET) XOR 0xFF				
		S	Co. Oly	0x2	Even bits of the selected timeslot octet are inverted OUTPUT = (TIME_SLOT_OCTET) XOR 0xAA				
		an	y dro	0x3	Odd bits of the selected time slot octet are inverted OUTPUT = (TIME_SLOT_OCTET) XOR 0x55				
			produce are y may n	0x4	Contents of the selected timeslot octet will be substituted with the 8 -bit value in the Transmit Programmable User Code Register (0xN320-0xN337),				
				0x5	Contents of the timeslot octet will be substituted with the value 0x7F (BUSY Code)				
				0x6	Contents of the timeslot octet will be substituted with the value 0xFF (VACANT Code)				
				0x7	Contents of the timeslot octet will be substituted with the BUSY time slot code (111#_####), where ##### is the Timeslot number				
				0x8	Contents of the timeslot octet will be substituted with the MOOF code (0x1A)				
				0x9	Contents of the timeslot octet will be substituted with the A-Law Digital Milliwatt pattern				
				0xA	Contents of the timeslot octet will be substituted with the $\mu\text{-Law}$ Digital Milliwatt pattern				
				0xB	The MSB (bit 1) of input data is inverted				
				0xC	All input data except MSB is inverted				
				0xD	Contents of the timeslot octet will be substituted with the PRBS X^{15} + X^{14} + 1/QRTS pattern				
					Note: PRBS $X^{15} + X^{14} + 1$ or QRTS pattern depends on PRBSType selected in the register 0xN123 - bit 7				
				0xF	D/E time slot - The TxDE[2:0] bits in the Transmit Signaling and Data Link Select Register (0xN10A) will determine the data source for D/E time slots.				



HEX ADDRESS: 0xN320 TO 0xN337

REV. 1.0.0

TABLE 98: TRANSMIT USER CODE REGISTER 0-23 (TUCR 0-23)

Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION
7-0	TUCR[7:0]	R/W	b00010111	Transmit Programmable User code.
				These eight bits allow users to program any code in this register to replace the input PCM data when the Transmit Channel Control Register (TCCR) is configured to replace timeslot octet with programmable user code. (i.e. if TCCR is set to '0x4') The default value of this register is an IDLE Code (b00010111).

The Droduct (or Droducts) mentioned in this actured

REV. 1.0.0

TABLE 99: TRANSMIT SIGNALING CONTROL REGISTER 0-23 (TSCR 0-23) HEX ADDRESS: 0xN340 to 0xN357

Віт	Function	Түре	DEFAULT	Description-Operation
7	A (x)	R/W	See Note	Transmit Signaling bit A This bit allows user to provide signaling Bit A (Octets 0-23) if Robbed-bit signaling is enabled (Rob_Enb bit of this register set to 1) and if signalling data is inserted from TSCR (TxSIGSRC[1:0] = 01 in this register).
				Note: Register 0xN340 represents signaling data for Time Slot 0, and 0xN357 represents signaling data for Time Slot 23.
6	B (y)	R/W	See Note	Transmit Signaling bit B This bit allows user to provide signaling Bit B (Octets 0-23) if Robbed-bit signaling is enabled (Rob_Enb bit of this register set to 1) and if signalling data is inserted from TSCR (TxSIGSRC[1:0] = 01 in this register).
		NO TO	%	Note: Register 0xN340 represents signaling data for Time Slot 0, and 0xN357 represents signaling data for Time Slot 23.
5	C (x)	RW	See Note	Transmit Signaling bit C This bit allows user to provide signaling Bit C (Octets 0-23) if Robbed-bit signaling is enabled (Rob_Enb bit of this register set to 1) and if signalling data is inserted from TSCR (TxSIGSRC[1:0] = 01 in this register). Note: Register 0xN340 represents signaling data for Time Slot 0, and 0xN357 represents signaling data for Time Slot 23.
4	D (x)	R/W	See Note	Transmit Signaling bit D This bit allows user to provide signaling Bit D (Octets 0-23) if Robbed-bit signaling is enabled (Rob_Enb bit of this register set to 1) and if signalling data is inserted from TSCR (TxSIGSRC[1:0] = 01 in this register). Note: Register 0xN340 represents signaling data for Time Slot 0, and 0xN357 represents signaling data for Time Slot 23.
3	Reserved	-	See Note	Reserved
2	Rob_Enb	R/W	See Note	Robbed-bit signaling enable This bit enables or disables Robbed-bit signaling transmission. If robbed-bit signaling is enabled, signaling data is conveyed in the 8th position of each signaling channel by replacing the original LSB of the voice channel with signaling data. 0 = Disables Robbed-bit signaling. 1 = Enables Robbed-bit signaling.





REV. 1.0.0

TABLE 99: TRANSMIT SIGNALING CONTROL REGISTER 0-23 (TSCR 0-23) HEX ADDRESS: 0xN340 to 0xN357

Віт	Function	TYPE	DEFAULT		DESCRIPTION-OPERATION		
1	TxSIGSRC[1]	R/W	See Note	Channel signaling			
0	TxSIGSRC[0]	R/W	See Note	These bits determine the source for signaling information, see table below.			
				TxSIGSRC[1:0]	SIGNALING SOURCE SELECTED		
				00/11	Signaling data is inserted from input PCM data (TxSERn pin)		
				01	Signaling data is inserted from this register (TSCRs).		
	Q _Q	the kash	rodu	10	Signaling data is inserted from the Transmit Signaling input pin (TxSIG_n) if the Transmit Signaling Interface bit is enabled (i.e. TxFr1544 bit = 1 in the Transmit Interface Control Register (TICR) Register 0xN120),		

Note: The default value for register address 0xN340 = 0xN1, 0xN341-0xN34F = 0xD0, 0xN350 = 0xB3, 0xN351-0xN35F = 0xD0

HEX ADDRESS: 0xN360 TO

REV. 1.0.0

TABLE 100: RECEIVE CHANNEL CONTROL REGISTER 0-23 (RCCR 0-23) 0xN377

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION		
7 6	LAPDcntl[1] LAPDcntl[0]	R/W R/W	0	Receive LAPD Control These bits select which one of the three Receive LAPD controller will b configured to use D/E time slot (Octets 0-23) for receiving LAPD messa		
				LAPDCNTL[1:0]	RECEIVE LAPD CONTROLLER SELECTED	
				00	Receive LAPD Controller 1	
				01	Receive LAPD Controller 2	
	data special and ma		Dro	10	The RxDE[1:0] bits in the Receive Signaling and Data Link Select Register (RSDLSR - Address - 0xN10C) determine the data source for Receive D/E time slots.	
		67	0 94	11	Receive LAPD Controller 3	
5-4	RxZERO[1:0]	R/W	On On	Type of Zero Suppr	ession type of zero code suppression used by the	talink for
				RxZERO[1:0]	TYPE OF ZERO CODE SUPPRESSION SELECTED	
				00	No zero code suppression is used	
				01	AT&T bit 7 stuffing is used	
				10	GTE zero code suppression is used. If GTE zero code suppression is used, bit 8 is stuffed in non-signaling frame. Otherwise, bit 7 is stuffed in signaling frame if signaling bit is zero.	
				11	DDS zero code suppression is used. The value 0x98 replaces the input data	





REV. 1.0.0

TABLE 100: RECEIVE CHANNEL CONTROL REGISTER 0-23 (RCCR 0-23) 0xN377 HEX ADDRESS: 0xN360							
Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION			
3-0	RxCOND[3:0]	R/W	0000	Receive Channel Conditioning for Timeslot 0 to 23 These bits allow the user to substitute the input line data (Octets 0-23) internally generated Conditioning Codes prior to transmission to the ba plane interface on a per-channel basis. The table below presents the dient conditioning codes based on the setting of these bits. Note: Register address 0xN300 represents time slot 0, and add 0xN317 represents time slot 23.			
				RxCond[1:0]	CONDITIONING CODES		
			>	0xN / 0xE	Contents of timeslot octet are unchanged.		
		O'S	the pro	0x1	All 8 bits of the selected timeslot octet are inverted (1's complement) OUTPUT = (TIME_SLOT_OCTET) XOR 0xFF		
			0,00,	0x2	Even bits of the selected timeslot octet are inverted OUTPUT = (TIME_SLOT_OCTET) XOR 0xAA		
			nd h	0x3	Odd bits of the selected time slot octet are inverted OUTPUT = (TIME_SLOT_OCTET) XOR 0x55		
				0x4/0n	Contents of the selected timeslot octet will be substituted with the 8 -bit value in the Receive Programmable User Code Register (0xN380-0xN397),		
				0x5	Contents of the timeslot octet will be substituted with the value 0x7F (BUSY Code)		
				0x6	Contents of the timeslot octet will be substituted with the value 0xFF (VACANT Code)		
				0x7	Contents of the timeslot octet will be substituted with the BUSY time slot code (111#_####), where ##### is the Timeslot number		
				0x8	Contents of the timeslot octet will be substituted with the MOOF code (0x1A)		
				0x9	Contents of the timeslot octet will be substituted with the A-Law Digital Milliwatt pattern		
				0xA	Contents of the timeslot octet will be substituted with the $\mu\text{-Law}$ Digital Milliwatt pattern		
				0xB	The MSB (bit 1) of input data is inverted		
				0xC	All input data except MSB is inverted		
				0xD	Contents of the timeslot octet will be substituted with the PRBS X ¹⁵ + X ¹⁴ + 1/QRTS pattern		
					Note: PRBS $X^{15} + X^{14} + 1$ or QRTS pattern depends on PRBSType selected in the register 0xN123 - bit 7		
				0xF	D/E time slot - The RxDE[2:0] bits in the Transmit Signaling and Data Link Select Register (0xN10C) will determine the data source for Receive D/E time slots.		

EX4R

HEX ADDRESS: 0	х N380 то
----------------	------------------

Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION
7-0	RxUSER[7:0]	R/W		Receive Programmable User code. These eight bits allow users to program any code in this register to replace the received data when the Receive Channel Control Register (RCCR) is configured to replace timeslot octet with the receive programmable user code. (i.e. if RCCR is set to '0x4')






TABLE 102: RECEIVE SIGNALING CONTROL REGISTER 0-23 (RSCR 0-23) HEX ADDRESS: 0xN3A0 to 0xN3B7

Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION
6	SIGC_ENB	R/W	0	Signaling substitution enable
				This bit enables or disables signaling substitution on the receive side. Once signaling substitution is enabled, received signaling bits ABCD will be substituted with the ABCD values in the Receive Substitution Signaling Register (RSSR).
		•		Signaling substitution only occurs in the output PCM data (RxSERn). Receive Signaling Array Register (RSAR - Address 0xN500-0xN51F) and the external Signaling bus (RxSIG_n) output pin will not be affected.
		1/2		0 = Disables signaling substitution on the receive side.
	%	0		1 = Enables signaling substitution on the receive side.
5	OH_ENB	R/W	0	Signaling OH interface output enable
		She	OULCE	This bit enables or disables signaling information to output via the Receive Overhead pin (RxOH_n). The signaling information in the receive signaling array registers (RSAR - Address 0xN500-0xN51F) is output to the receive overhead output pin (RxOH_n) if this bit is enabled.
		.0,	(0)	0 = Disables signaling information to output via RxOH_n.
			20, 2	1 = Enables signaling information to output via RxOH_n.
4	DEB_ENB	R/W	0	Per-channel debounce enable
			10	This bit enables or disables the signaling debounce feature.
				When this feature is enabled, the per-channel signaling state must be in the same state for 2 superframes before the Receive Framer updates signaling information on the Receive Signaling Array Register (RSAR) and the Signaling Pin (RxSIGn). If the signaling bits for two consecutive superframes are not the same, the current state of RSAR and RxSIG will not change.
				When this feature is disabled, RSAR and RxSIG will be updated as soon as the receive signaling bits have changed.
				0 = Disables the Signaling Debounce feature. 1 = Enables the Signaling Debounce feature.

8-CHANNEL T1/E1/J1 FRAMER/LIU COMBO - T1 REGISTER DESCRIPTION

TABLE 102: RECEIVE SIGNALING CONTROL REGISTER 0-23 (RSCR 0-23) 0xN3B7

HEX ADDRESS: 0xN3A0 TO

Віт	Function	TYPE	DEFAULT		DESCRIPTION-OPERATION				
3-2	RxSIGC[1:0]]	R/W	00	00		tioning [1:0] user to select the format of signaling substitution on asis, as presented in the table below.			
				RxSIGC[1:0]	SIGNALING SUBSTITUTION SCHEMES				
				00	Substitutes all signaling bits with one.				
	O'Alia	e Dr	VIOTO TO TO	Sucr (o.	Vuctor Co.			01	Enables 16-code (A,B,C,D) signaling substitution. Users must write to bits 3-0 in the Receive Signaling Substitution Register (RSSR) to provide the 16-code (A,B,C,D) signaling substitution values.
	\$\displays{\displays{3}}	heek of				10	Enables 4-code (A,B) signaling substitution. Users must write to bits 4-5 in the Receive Signaling Substitution Register (RSSR) to provide the 4-code (A,B) signaling substitution values.		
		dma		orodlycz	Enables 2-code (A) signaling substitution. Users must write to bit 6 in the Receive Signaling Substitution Register (RSSR) to provide the 2-code (A) signaling substitution values.				
1-0	RxSIGE[1:0]	R/W	00 6	These bits contro the table below. Receive Signalin Output pin (RxSI	ng Extraction [1:0] of per-channel signaling extraction as presented in Signaling information can be extracted to the g Array Register (RSAR), the Receive Signaling G_n) if the Receive Signaling Interface is enable, overhead Interface output (RxOH_n) if OH_ENB bit of this register).				
				RxSIGE[1:0]	SIGNALING EXTRACTION SCHEMES				
				00	No signaling information is extracted.				
				01	Enables 16-code (A,B,C,D) signaling extraction. All signaling bits A,B,C,D will be extracted.				
						10	Enables 4-code (A,B) signaling extraction Only signaling bits A,B will be extracted.		
				11	Enables 2-code (A) signaling extraction Only signaling bit A will be extracted.				



REV. 1.0.0

TABLE 103: RECEIVE SUBSTITUTION SIGNALING REGISTER 0-23 (RSSR 0-23) HEX ADDRESS: 0xN3C0 to 0xN3D7

Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION
7-4	Reserved	-	-	Reserved
3	SIG16-A, 4-A, 2-A	R/W	0	16-code/4-code/2-code Signaling Bit A This bit provides the value of signaling bit A to substitute the receive signaling bit A when 16-code or 4-code or 2-code signaling substitution is enabled.
2	SIG16-B, 4-B, 2-A	R/W	0	16-code/4-code Signaling Bit B This bit provides the value of signaling bit B to substitute the receive signaling bit B when 16-code or 4-code signaling substitution is enabled.
1	SIG16-C, 4-A, 2-A	R/W	0	16-code Signaling Bit C This bit provides the value of signaling bit C to substitute the receive signaling bit C when 16-code signaling substitution is enabled.
0	SIG16-D, 4-B, 2-A	R/W	9/0/2	16-code Signaling Bit D This bit provides the value of signaling bit D to substitute the receive signaling bit D when 16-code signaling substitution is enabled.
			nay no	16-code Signaling Bit D This bit provides the value of signaling bit D to substitute the receive signaling bit D when 16-code signaling substitution is enabled.



TABLE 104: RECEIVE SIGNALING ARRAY REGISTER 0 TO 23 (RSAR 0-23) HEX ADDRESS: 0xN500 TO 0xN517

Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION
7-4	Reserved	-	-	Reserved
3	А	RO	0	These READ ONLY registers reflect the most recently received sig-
2	В	RO	0	naling value (A,B,C,D) associated with timeslot 0 to 31. If signaling debounce feature is enabled, the received signaling state must be
1	С	RO	0	the same for 2 superframes before this register is updated. If the signaling bits for two consecutive superframes are not the same, the
0	D	RO	0	current value of this register will not be changed.
			When Bit 7 within register 0xN107 is set to '1', signaling bits	When Bit 7 within register 0xN107 is set to '1', signaling bits in this register are updated on superframe boundary
	O'STES DA		If the signaling debounce feature is disabled or if Bit 7 within register 0xN107 is set to '0', this register is updated as soon as the received signaling bits have changed.	
	, S	20	%.	Note: The content of this register only has meaning when robbed-bit signaling is enabled.

8-CHANNEL T1/E1/J1 FRAMER/LIU COMBO - T1 REGISTER DESCRIPTION



TABLE 105: LAPD BUFFER 0 CONTROL REGISTER (LAPDBCR0)

Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION
7-0	LAPD Buffer 0	R/W She and	to duck	LAPD Buffer 0 (96-Bytes) Auto Incrementing This register is used to transmit and receive LAPD messages within buffer 0 of the HDLC controller. Any one of the three HDLC controller can be chosen in the LAPD Select Register (0xN11B). Users should determine the next available buffer by reading the BUFAVAL bit (bit 7 of the Transmit Data Link Byte Count Register 1 (address 0xN114), Register 2 (0xN144) and Register 3 (0xN154) depending on which HDLC controller is selected. If buffer 0 is available, writing to buffer 0 will insert the message into the outgoing LAPD frame after the LAPD message is sent and the data from the transmit buffer cannot be retrieved. After detecting the Receive end of transfer interrupt (RxEOT), users should read the RBUFPTR bit (bit 7 of the Receive Data Link Byte Count Register 1 (address 0xN115), Register 2 (0xN145), or Register 3 (0xN155) depending on which HDLC controller is selected) to determine which buffer contains the received LAPD message ready to be read. If RBUFPTR bit indicates that buffer 0 is available to be read, reading buffer 0 (Register 0xN600) continuously will retrieve the entire received LAPD message. NOTE: When writing to or reading from Buffer 0, the register is automatically incremented such that the entire 96 Byte LAPD message can be written into or read from buffer 0 (Register 0xN600) continuously.

TABLE 106: LAPD BUFFER 1 CONTROL REGISTER (LAPDBCR1) HEX ADDRESS: 0xN700

Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION
7-0	LAPD Buffer 1	R/W	0	This register is used to transmit and receive LAPD messages within buffer 1 of the HDLC controller. Any one of the three HDLC controller can be is chosen in the LAPD Select Register (0xN11B). Users should determine the next available buffer by reading the BUFAVAL bit (bit 7 of the Transmit Data Link Byte Count Register 1 (address 0xN114), Register 2 (0xN144) and Register 3 (0xN154) depending on which HDLC controller is selected. If buffer 1 is available, writing to buffer 1 will insert the message into the outgoing LAPD frame after the LAPD message is sent and the data from the transmit buffer 1 cannot be retrieved. After detecting the Receive end of transfer interrupt (RxEOT), users should read the RBUFPTR bit (bit 7 of the Receive Data Link Byte Count Register 1 (address 0xN115), Register 2 (0xN145), or Register 3 (0xN155) depending on which HDLC controller is selected) to determine which buffer contains the received LAPD message ready to be read. If RBUFPTR bit indicates that buffer 1 is available to be read, reading buffer 1 (Register 0xN700) continuously will retrieve the entire received LAPD message. Note: When writing to or reading from Buffer 0, the register is automatically incremented such that the entire 96 Byte LAPD message can be written into or read from buffer 0 (Register 0xN600) continuously.

TABLE 107: PMON RECEIVE LINE CODE VIOLATION COUNTER MSB (RLCVCU) 0xN900

HEX ADDRESS:

FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
RLCVC[15]	RUR	0	Performance Monitor "Receive Line Code Violation" 16-bit
RLCVC[14]	RUR	0	Counter - Upper Byte: These RESET-upon-READ bits, along with that within the PMON
RLCVC[13]	RUR	0	Receive Line Code Violation Counter Register LSB combine to reflect the cumulative number of instances that Line Code Violation
RLCVC[12]	RUR	0	has been detected by the Receive T1 Framer block since the last read of this register. This register contains the Most Significant byte of this 16-bit of the Line Code Violation counter. Note: For all 16-bit wide PMON registers, user must read the MS counter first before reading the LSB counter in order to reat the accurate PMON counts. To clear PMON count, us must read the MSB counter first before reading the LSC counter in order to clear the PMON count.
RLCVC[11]	RUR	0	
RLCVC[10]	RUR	0	
RLCVC[9]	RUR	0	
RLCVC[8]	RUR	0	
	RLCVC[15] RLCVC[14] RLCVC[13] RLCVC[12] RLCVC[11] RLCVC[10] RLCVC[9]	RLCVC[15] RUR RLCVC[14] RUR RLCVC[13] RUR RLCVC[12] RUR RLCVC[12] RUR RLCVC[11] RUR RLCVC[10] RUR	RLCVC[15] RUR 0 RLCVC[14] RUR 0 RLCVC[13] RUR 0 RLCVC[12] RUR 0 RLCVC[11] RUR 0 RLCVC[10] RUR 0 RLCVC[9] RUR 0

TABLE 108: PMON RECEIVE LINE CODE VIOLATION COUNTER LSB (RLCVCL) 0xN901

HEX ADDRESS:

D.	Function	TV	Defair -	Description Openation
Віт	Function	TYPE	DEFAULT	DESCRIPTION-OPERATION
7	RLCVC[7]	RUR	0	Performance Monitor "Receive Line Code Violation" 16-bit Counter Lower Byte:
6	RLCVC[6]	RUR	0.*	These RESET-upon-READ bits, along with that within the PMON
5	RLCVC[5]	RUR	0	reflect the cumulative number of instances that Line Code Violatio has been detected by the Receive T1 Framer block since the last read of this register. This register contains the Least Significant byte of this 16-bit of the
4	RLCVC[4]	RUR	0	
3	RLCVC[3]	RUR	0	
2	RLCVC[2]	RUR	0	Line Code Violation counter. Note: For all 16-bit wide PMON registers, user must read the MSB
1	RLCVC[1]	RUR	0	counter first before reading the LSB counter in order to read
0	RLCVC[0]	RUR	0	the accurate PMON counts. To clear PMON count, use must read the MSB counter first before reading the LS counter in order to clear the PMON count.

REV. 1.0.0

TABLE 109: PMON RECEIVE FRAMING ALIGNMENT BIT ERROR COUNTER MSB (RFAECU) HEX ADDRESS: 0xN902

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7	RFAEC[15]	RUR	0	Performance Monitor "Receive Framing Alignment Error 16-Bit
6	RFAEC[14]	RUR	0	counter" - Upper Byte: These RESET-upon-READ bits, along with that within the "PMON
5	RFAEC[13]	RUR	0	Receive Framing Alignment Error Counter Register LSB" combine to reflect the cumulative number of instances that the Receive
4	RFAEC[12]	RUR	0	Framing Alignment errors has been detected by the Receive T1 Framer block since the last read of this register.
3	RFAEC[11]	RUR	0	This register contains the Most Significant byte of this 16-bit of the
2	RFAEC[10]	RUR	0	Receive Framing Alignment Error counter. Note: For all 16-bit wide PMON registers, user must read the MSB
1	RFAEC[9]	RUR	0	counter first before reading the LSB counter in order to r
0	RFAEC[8]	RUR	0	the accurate PMON counts. To clear PMON count, user must read the MSB counter first before reading the LSB
		'S	9/	counter in order to clear the PMON count.

TABLE 110: PMON RECEIVE FRAMING ALIGNMENT BIT ERROR COUNTER LSB (RFAECL) HEX ADDRESS: 0xN903

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7	RFAEC[7]	RUR	0	Performance Monitor "Receive Framing Alignment Error 16-Bit Counter" - Lower Byte:
6	RFAEC[6]	RUR	0	These RESET-upon-READ bits, along with that within the "PMON
5	RFAEC[5]	RUR	0	Receive Framing Alignment Error Counter Register MSB" combine to reflect the cumulative number of instances that the Receive
4	RFAEC[4]	RUR	0	Framing Alignment errors has been detected by the Receive T1 Framer block since the last read of this register.
3	RFAEC[3]	RUR	0	This register contains the Least Significant byte of this 16-bit of th
2	RFAEC[2]	RUR	0	Receive Framing Alignment Error counter.
1	RFAEC[1]	RUR	0	NOTE: For all 16-bit wide PMON registers, user must read the MSB counter first before reading the LSB counter in order to read
0	RFAEC[0]	RUR	0	the accurate PMON counts. To clear PMON count, user must read the MSB counter first before reading the LSB counter in order to clear the PMON count.





8-CHANNEL T1/E1/J1 FRAMER/LIU COMBO - T1 REGISTER DESCRIPTION

TABLE 111: PMON RECEIVE SEVERELY ERRORED FRAME COUNTER (RSEFC)

Віт	FUNCTION	ТҮРЕ	DEFAULT	DESCRIPTION-OPERATION
7	RSEFC[7]	RUR	0	Performance Monitor - Receive Severely Errored frame Counter (8-bit Counter)
6	RSEFC[6]	RUR	0	These Reset-Upon-Read bit fields reflect the cumulative number of
5	RSEFC[5]	RUR	0	instances that Receive Severely Errored Frames have been detected by the T1 Framer since the last read of this register.
4	RSEFC[4]	RUR	0	in T1 mode, Severely Errored Frame is defined as having framing bit
3	RSEFC[3]	RUR	0	errors in contiguous windows. In T1 SF mode, SEF is defined if Ft bits have been received consecutively in errors for 0.75ms or 6 SF
2	RSEFC[2]	RUR	0	frames. In T1 ESF mode, SEF is defined if FPS bit have been received consecutively in errors for 3 ms or 24 ESF frames.
1	RSEFC[1]	RUR	0	,
0	RSEFC[0]	RUR	0	

REV. 1.0.0

TABLE 112: PMON RECEIVE CRC-6 BIT ERROR COUNTER - MSB (RSBBECU)

Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION
7	RSBBEC[15]	RUR	0	Performance Monitor "Receive Synchronization Bit Error 16-Bit Counter" - Upper Byte:
6	RSBBEC[14]	RUR	0	These RESET-upon-READ bits, along with that within the "PMON
5	RSBBEC[13]	RUR	0	Receive Synchronization Bit Error Counter Register LSB" combine to reflect the cumulative number of instances that the Receive Syn-
4	RSBBEC[12]	RUR	0	chronization Bit errors has been detected by the Receive T1 Framer block since the last read of this register.
3	RSBBEC[11]	RUR	0	This register contains the Most Significant byte of this 16-bit of the
2	RSBBEC[10]	RUR	0	Receive Synchronization Bit Error counter.
1	RSBBEC[9]	RUR	0	NOTE: For all 16-bit wide PMON registers, user must read the N counter first before reading the LSB counter in order to re
0	RSBBEC[8]	RUR	0	the accurate PMON counts. To clear PMON count, user must read the MSB counter first before reading the LSB
		S	001	counter in order to clear the PMON count.

TABLE 113: PMON RECEIVE CRC-6 BIT ERROR COUNTER - LSB (RSBBECL)
0xN906

HEX ADDRESS:

Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION
7	RSBBEC[7]	RUR	-0	Performance Monitor "Receive Synchronization Bit Error 16-Bit Counter" - Lower Byte:
6	RSBBEC[6]	RUR	0	These RESET-upon-READ bits, along with that within the "PMON
5	RSBBEC[5]	RUR	0	Receive Synchronization Bit Error Counter Register MSB" combine to reflect the cumulative number of instances that the Receive Syn-
4	RSBBEC[4]	RUR	0	chronization Bit errors has been detected by the Receive T1 Framer block since the last read of this register.
3	RSBBEC[3]	RUR	0	This register contains the Least Significant byte of this 16-bit of the
2	RSBBEC[2]	RUR	0	Receive Synchronization Bit Error counter.
1	RSBBEC[1]	RUR	0	NOTE: For all 16-bit wide PMON registers, user must read the MSB counter first before reading the LSB counter in order to read
0	RSBBEC[0]	RUR	0	the accurate PMON counts. To clear PMON count, user must read the MSB counter first before reading the LSB counter in order to clear the PMON count.

HEX ADDRESS: 0xN90A

TABLE 114: PMON RECEIVE SLIP COUNTER (RSC)

LIP COUNTER (RSC)	HEX ADDRESS: 0xN909

Віт	Function	TYPE	DEFAULT	DESCRIPTION-OPERATION
7	RSC[7]	RUR	0	Performance Monitor - Receive Slip Counter (8-bit Counter)
6	RSC[6]	RUR	0	These Reset-Upon-Read bit fields reflect the cumulative number of instances that Receive Slip events have been detected by the T1
5	RSC[5]	RUR	0	Framer since the last read of this register.
4	RSC[4]	RUR	0	NOTE: A slip event is defined as a replication or deletion of a T1 frame by the receive slip buffer.
3	RSC[3]	RUR	0	
2	RSC[2]	RUR	0	
1	RSC[1]	RUR	0	
0	RSC[0]	RUR	0	

TABLE 115: PMON RECEIVE LOSS OF FRAME COUNTER (RLFC)

Віт	Function	TYPE	DEFAULT	Description-Operation
7	RLFC[7]	RUR	000	Performance Monitor - Receive Loss of Frame Counter (8-bit
6	RLFC[6]	RUR	0	Counter) These Reset-Upon-Read bit fields reflect the cumulative number of
5	RLFC[5]	RUR	0	instances that Receive Loss of Frame condition have been detected by the T1 Framer since the last read of this register.
4	RLFC[4]	RUR	0	Note: This counter counts once every time the Loss of Frame
3	RLFC[3]	RUR	0	condition is declared. This counter provides the capability to measure an accumulation of short failure events.
2	RLFC[2]	RUR	0	Oracin Chr.
1	RLFC[1]	RUR	0	Yer The You
0	RLFC[0]	RUR	0	of an ed.

TABLE 116: PMON RECEIVE CHANGE OF FRAME ALIGNMENT COUNTER (RCFAC) **HEX ADDRESS:** 0xN90B

Віт	Function	TYPE	DEFAULT	DESCRIPTION-OPERATION
7	RCFAC[7]	RUR	0	Performance Monitor - Receive Change of Frame Alignment
6	RCFAC[6]	RUR	0	Counter (8-bit Counter) These Reset-Upon-Read bit fields reflect the cumulative number of
5	RCFAC[5]	RUR	0	instances that Receive Change of Framing Alignment have been detected by the T1 Framer since the last read of this register.
4	RCFAC[4]	RUR	0	Note: Change of Framing Alignment (COFA) is declared when the
3	RCFAC[3]	RUR	0	newly-locked framing pattern is different from the one offered by off-line framer.
2	RCFAC[2]	RUR	0	
1	RCFAC[1]	RUR	0	
0	RCFAC[0]	RUR	0	



HEX ADDRESS: 0xN90D

HEX ADDRESS: 0xN90E

TABLE 117: PMON LAPD1 FRAME CHECK SEQUENCE ERROR COUNTER 1 (LFCSEC1) HEX ADDRESS: 0xN90C

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7	FCSEC1[7]	RUR	0	Performance Monitor - LAPD 1 Frame Check Sequence Error Counter (8-bit Counter)
6	FCSEC1[6]	RUR	0	These Reset-Upon-Read bit fields reflect the cumulative number of
5	FCSEC1[5]	RUR	0	instances that Frame Check Sequence Error have been detected by the LAPD Controller 1 since the last read of this register.
4	FCSEC1[4]	RUR	0	3
3	FCSEC1[3]	RUR	0	
2	FCSEC1[2]	RUR	0	
1	FCSEC1[1]	RUR	0	
0	FCSEC1[0]	RUR	0	

TABLE 118: PRBS BIT ERROR COUNTER MSB (PBECU)

Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION
7	PRBSE[15]	RUR	2 000	Performance Monitor - T1 PRBS Bit Error 16-Bit Counter -
6	PRBSE[14]	RUR	00	Upper Byte: These RESET-upon-READ bits, along with that within the "PMON"
5	PRBSE[13]	RUR	0 %	T1 PRBS Bit Error Counter Register LSB" combine to reflect the cumulative number of instances that the ReceiveT1 PRBS Bit errors
4	PRBSE[12]	RUR	0	has been detected by the Receive T1 Framer block since the last read of this register.
3	PRBSE[11]	RUR	0	This register contains the Most Significant byte of this 16-bit of the
2	PRBSE[10]	RUR	0	Receive T1 PRBS Bit Error counter.
1	PRBSE[9]	RUR	0	Note: For all 16-bit wide PMON registers, user must read the MSB counter first before reading the LSB counter in order to read
0	PRBSE[8]	RUR	0	the accurate PMON counts. To clear PMON count, user must read the MSB counter first before reading the LSB counter in order to clear the PMON count.

TABLE 119: PRBS BIT ERROR COUNTER LSB (PBECL)

Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION
7	PRBSE[7]	RUR	0	Performance Monitor - T1 PRBS Bit Error 16-Bit Counter -
6	PRBSE[6]	RUR	0	Lower Byte: These RESET-upon-READ bits, along with that within the "PMON"
5	PRBSE[5]	RUR	T1 PRBS Bit Error Counter Register MSB" combine to reflect the cumulative number of instances that the ReceiveT1 PRBS Bit e	
4	PRBSE[4]	RUR	0	has been detected by the Receive T1 Framer block since the last
3	PRBSE[3]	RUR	0	read of this register. This register contains the Least Significant byte of this 16-bit of the
2	PRBSE[2]	RUR	0	Receive T1 PRBS Bit Error counter.
1	PRBSE[1]	RUR	0	Note: For all 16-bit wide PMON registers, user must read the MSB counter first before reading the LSB counter in order to read
0	PRBSE[0]	RUR	0	the accurate PMON counts. To clear PMON count, user must read the MSB counter first before reading the LSB counter in order to clear the PMON count.

HEX ADDRESS: 0xN90F

HEX ADDRESS: 0xN910

HEX ADDRESS: 0xN911



TABLE 120: TRANSMIT SLIP COUNTER (TSC)

Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION
7	TxSLIP[7]	RUR	0	Performance Monitor - Transmit Slip Counter (8-bit Counter)
6	TxSLIP[6]	RUR	0	These Reset-Upon-Read bit fields reflect the cumulative number of instances that Transmit Slip events have been detected by the T1
5	TxSLIP[5]	RUR	0	Framer since the last read of this register.
4	TxSLIP[4]	RUR	0	NOTE: A slip event is defined as a replication or deletion of a T1 frame by the transmit slip buffer.
3	TxSLIP[3]	RUR	0	
2	TxSLIP[2]	RUR	0	
1	TxSLIP[1]	RUR	0	
0	TxSLIP[0]	RUR	0	

TABLE 121: EXCESSIVE ZERO VIOLATION COUNTER MSB (EZVCU)

Віт	Function	TYPE	DEFAULT	Description-Operation
7	EZVC[15]	RUR	00	Performance Monitor - T1 Excessive Zero Violation 16-Bit
6	EZVC[14]	RUR	0	Counter - Upper Byte: These RESET-upon-READ bits, along with that within the "PMON
5	EZVC[13]	RUR	0	T1 Excessive Zero Violation Counter Register LSB" combine to reflect the cumulative number of instances that the ReceiveT1
4	EZVC[12]	RUR	0	Excessive Zero Violation has been detected by the Receive T1 Framer block since the last read of this register.
3	EZVC[11]	RUR	0	This register contains the Most Significant byte of this 16-bit of the
2	EZVC[10]	RUR	0	Receive T1 Excessive Zero Violation counter. Note: For all 16-bit wide PMON registers, user must read the MSB
1	EZVC[9]	RUR	0	counter first before reading the LSB counter in order to read
0	EZVC[8]	RUR	0	the accurate PMON counts. To clear PMON count, user must read the MSB counter first before reading the LSB counter in order to clear the PMON count.

TABLE 122: EXCESSIVE ZERO VIOLATION COUNTER LSB (EZVCL)

		1	T:	
Віт	Function	TYPE	DEFAULT	DESCRIPTION-OPERATION
7	EZVC[7]	RUR	0	Performance Monitor - T1 Excessive Zero Violation 16-Bit
6	EZVC[6]	RUR	0	Counter - Lower Byte: These RESET-upon-READ bits, along with that within the "PMON
5	EZVC[5]	RUR	0	T1 Excessive Zero Violation Counter Register MSB" combine to reflect the cumulative number of instances that the ReceiveT1
4	EZVC[4]	RUR	0	Excessive Zero Violation has been detected by the Receive T1 Framer block since the last read of this register.
3	EZVC[3]	RUR	0	This register contains the Least Significant byte of this 16-bit of the
2	EZVC[2]	RUR	0	Receive T1 Excessive Zero Violation counter.
1	EZVC[1]	RUR	0	Note: For all 16-bit wide PMON registers, user must read the MSB counter first before reading the LSB counter in order to read
0	EZVC[0]	RUR	0	the accurate PMON counts. To clear PMON count, user must read the MSB counter first before reading the LSB counter in order to clear the PMON count.

REV. 1.0.0

TABLE 123: SS7 FCS ERROR COUNTER REGISTERS (SS7FCSECR) HEX ADDRESS: 0xN912 to 0xN914

Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION
7-0	SS7_FCS Error Count	RUR	00000000	SS7 FCS error counter register (leaky bucket implementation).

Note1: SS7 Controller #1 = 0xN912, SS7 Controller #2 = 0xN913, SS7 Controller #3 = 0xN914.

Note2: For a description/example of the SS7 Controller functionality, please refer to application note TAN-210.

TABLE 124: PMON LAPD2 FRAME CHECK SEQUENCE ERROR COUNTER 2 (LFCSEC2) HEX ADDRESS: 0xN91C

Віт	Function	TYPE	DEFAULT	DESCRIPTION-OPERATION
7	FCSEC2[7]	RUR	0	Performance Monitor - LAPD 2 Frame Check Sequence Error Counter (8-bit Counter)
6	FCSEC2[6]	RUR	0	These Reset-Upon-Read bit fields reflect the cumulative number of
5	FCSEC2[5]	RUR	0	instances that Frame Check Sequence Error have been detected by the LAPD Controller 2 since the last read of this register.
4	FCSEC2[4]	RUR	0	
3	FCSEC2[3]	RUR	0	
2	FCSEC2[2]	RUR	20 2	
1	FCSEC2[1]	RUR	0	10p 440.
0	FCSEC2[0]	RUR	0	

TABLE 125: PMON LAPD3 FRAME CHECK SEQUENCE ERROR COUNTER 3 (LFCSEC3) HEX ADDRESS: 0xN92C

Віт	FUNCTION	Түре	DEFAULT	Description-Operation
7	FCSEC3[7]	RUR	0	Performance Monitor - LAPD 3 Frame Check Sequence Error Counter (8-bit Counter)
6	FCSEC3[6]	RUR	0	These Reset-Upon-Read bit fields reflect the cumulative number of
5	FCSEC3[5]	RUR	0	instances that Frame Check Sequence Error have been detected by the LAPD Controller 3 since the last read of this register.
4	FCSEC3[4]	RUR	0	
3	FCSEC3[3]	RUR	0	
2	FCSEC3[2]	RUR	0	
1	FCSEC3[1]	RUR	0	
0	FCSEC3[0]	RUR	0	



TABLE 126: BLOCK INTERRUPT STATUS REGISTER (BISR)

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7	Reserved			For E1 mode only
6	LBCODE	RO	0	Loopback Code Block Interrupt Status This bit indicates whether or not the Loopback Code block has an interrupt request awaiting service. 0 - Indicates no outstanding Loopback Code Block interrupt request is awaiting service
	>			1 - Indicates the Loopback Code block has an interrupt request awaiting service. Interrupt Service routine should branch to the interrupt source and read the Loopback Code Interrupt Status register (address 0xNB0A) to clear the interrupt
	PYCIKI OS	Dro		NOTE: This bit will be reset to 0 after the microprocessor has performed a read to the Loopback Code Interrupt Status Register.
5	IXXCIKEOS	NO	Cy O	Loss of Recovered Clock Interrupt Status This bit indicates whether or not the T1 receive framer is currently
	9	on the	10,	declaring the "Loss of Recovered Clock" interrupt. 0 = Indicates that the T1 Receive Framer Block is NOT currently declaring the "Loss of Recovered Clock" interrupt.
		no	20/	1 = Indicates that the T1 Receive Framer Block is currently declaring the "Loss of Recovered Clock" interrupt.
			70%	NOTE: This bit is only active if the clock loss detection feature is enabled (Register - 0xN100)
4	ONESEC	RO	0	One Second Interrupt Status This bit indicates whether or not the T1 receive framer block is currently declaring the "One Second" interrupt.
				0 = Indicates that the T1 Receive Framer Block is NOT currently declaring the "One Second" interrupt.
				1 = Indicates that the T1 Receive Framer Block is currently declaring the "One Second" interrupt.
3	HDLC	RO	0	HDLC Block Interrupt Status This bit indicates whether or not the HDLC block has any interrupt request awaiting service. 0 = Indicates no outstanding HDLC block interrupt request is await-
				ing service 1 = Indicates HDLC Block has an interrupt request awaiting service. Interrupt Service routine should branch to the interrupt source and read the corresponding Data LInk Status Registers (address 0xNB06, 0xNB16, 0xNB26, 0xNB10, 0xNB18, 0xNB28) to clear the interrupt.
				Note: This bit will be reset to 0 after the microprocessor has performed a read to the corresponding Data Link Status Registers that generated the interrupt.





REV. 1.0.0

TABLE 126: BLOCK INTERRUPT STATUS REGISTER (BISR)

Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION
2	SLIP	RO	0	Slip Buffer Block Interrupt Status This bit indicates whether or not the Slip Buffer block has any outstanding interrupt request awaiting service. 0 = Indicates no outstanding Slip Buffer Block interrupt request is awaiting service 1 = Indicates Slip Buffer block has an interrupt request awaiting service. Interrupt Service routine should branch to the interrupt source and read the Slip Buffer Interrupt Status register (address 0xNB08) to clear the interrupt Note: This bit will be reset to 0 after the microprocessor has performed a read to the Slip Buffer Interrupt Status Register.
1	ALARM	She	o roduct	Alarm & Error Block Interrupt Status This bit indicates whether or not the Alarm & Error Block has any outstanding interrupt request awaiting service. 0 = Indicates no outstanding interrupt request is awaiting service 1 = Indicates the Alarm & Error Block has an interrupt request awaiting service. Interrupt service routine should branch to the interrupt source and read the corresponding alarm and error status registers (address 0xNB02, 0xNB0E, 0xNB40) to clear the interrupt. Note: This bit will be reset to 0 after the microprocessor has performed a read to the corresponding Alarm & Error Interrupt Status register that generated the interrupt.
0	T1 FRAME	RO	0	T1 Framer Block Interrupt Status This bit indicates whether or not the T1 Framer block has any outstanding interrupt request awaiting service. 0 = Indicates no outstanding interrupt request is awaiting service. 1 = Indicates the T1 Framer Block has an interrupt request awaiting service. Interrupt service routine should branch to the interrupt source and read the T1 Framer status register (address 0xNB04) to clear the interrupt Note: This bit will be reset to 0 after the microprocessor has performed a read to the T1 Framer Interrupt Status register.

TABLE 127: BLOCK INTERRUPT ENABLE REGISTER (BIER)

Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION
7	Reserved			For E1 mode only
6	LBCODE_ENB	R/W	0	Loopback Code Block interrupt enable
				This bit permits the user to either enable or disable the Loopback Code Interrupt Block for interrupt generation.
				Writing a "0" to this register bit will disable the Loopback Code Block for interrupt generation, all Loopback Code interrupts will be disabled for interrupt generation.
	RXCLKLOSS	C		If the user writes a "1" to this register bit, the Loopback Code Interrupts at the "Block Level" will be enabled. However, the individual Loopback Code interrupts at the "Source Level" still need to be enabled to in order to generate that particular interrupt to the interrupt pin.
		Pro		0 - Disables all Loopback Code Interrupt Block interrupt within the device.
	9	20	40	1 - Enables the Loopback Code interrupt at the "Block-Level".
5	RXCLKLOSS	R/W	0	Loss of Recovered Clock Interrupt Enable
	•	R/W	10/	This bit permits the user to either enable or disable the Loss of Recovered Clock Interrupt for interrupt generation.
		n	70	0 - Disables the Loss of Recovered Clock Interrupt within the device.
		.03	400	Enables the Loss of Recovered Clock interrupt at the "Source-Level".
4	ONESEC_ENB	R/W	0	One Second Interrupt Enable
	_		0	This bit permits the user to either enable or disable the One Second Interrupt for interrupt generation.
				0 - Disables the One Second Interrupt within the device.
				1 - Enables the One Second interrupt at the "Source-Level".
3	HDLC_ENB	R/W	0	HDLC Block Interrupt Enable
				This bit permits the user to either enable or disable the HDLC Block for interrupt generation.
				Writing a "0" to this register bit will disable the HDLC Block for interrupt generation, all HDLC interrupts will be disabled for interrupt
				generation.
				If the user writes a "1" to this register bit the HDLC Block interrupt at the "Block Level" will be enabled. However, the individual HDLC interrupts at the "Source Level" still need to be enabled in order to
				generate that particular interrupt to the interrupt pin.
				0 - Disables all SA6 Block interrupt within the device.
				1 - Enables the SA6 interrupt at the "Block-Level".





TABLE 127: BLOCK INTERRUPT ENABLE REGISTER (BIER)

Віт	Function	TYPE	DEFAULT	DESCRIPTION-OPERATION
2	SLIP_ENB	R/W	0	Slip Buffer Block Interrupt Enable This bit permits the user to either enable or disable the Slip Buffer Block for interrupt generation. Writing a "0" to this register bit will disable the Slip Buffer Block for interrupt generation, then all Slip Buffer interrupts will be disabled for interrupt generation. If the user writes a "1" to this register bit, the Slip Buffer Block interrupt at the "Block Level" will be enabled. However, the individual Slip Buffer interrupts at the "Source Level" still need to be enabled in order to generate that particular interrupt to the interrupt pin. 0 - Disables all Slip Buffer Block interrupt within the device. 1 - Enables the Slip Buffer interrupt at the "Block-Level".
1	ALARM_ENB	R/W She	TO CHICK	Alarm & Error Block Interrupt Enable This bit permits the user to either enable or disable the Alarm & Error Block for interrupt generation. Writing a "0" to this register bit will disable the Alarm & Error Block for interrupt generation, then all Alarm & Error interrupts will be disabled for interrupt generation. If the user writes a "1" to this register bit, the Alarm & Error Block interrupt at the "Block Level" will be enabled. However, the individual Alarm & Error interrupts at the "Source Level" still need to be enabled in order to generate that particular interrupt to the interrupt pin. 0 - Disables all Alarm & Error Block interrupt within the device. 1- Enables the Alarm & Error interrupt at the "Block-Level".
0	T1FRAME_ENB	R/W	0	T1 Framer Block Enable This bit permits the user to either enable or disable the T1 Framer Block for interrupt generation. Writing a "0" to this register bit will disable the T1 Framer Block for interrupt generation, then all T1 Framer interrupts will be disabled for interrupt generation. If the user writes a "1" to this register bit, the T1 Framer Block interrupt at the "Block Level" will be enabled. However, the individual T1 Framer interrupts at the "Source Level" still need to be enabled in order to generate that particular interrupt to the interrupt pin. 0 - Disables all T1 Framer Block interrupt within the device. 1 - Enables the T1 Framer interrupt at the "Block-Level".



TABLE 128: ALARM & ERROR INTERRUPT STATUS REGISTER (AEISR)

Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION
7	Rx OOF State	RO	0	Receive Out of Frame Defect State This READ-ONLY bit indicates whether or not the Receive T1 Framer block is currently declaring the "Out of Frame" defect condition within the incoming T1 data-stream, as described below. Out of Frame defect condition is declared when "TOLR" out of "RANG" errors in the framing bit pattern is detected. (Register 0xN10B) 0 – The Receive T1 Framer block is NOT currently declaring the "Out of Frame" defect condition. 1 – The Receive T1 Framer block is currently declaring the "Out of Frame" defect condition.
6	RxAIS State	RO	he prospection	Receive Alarm Indication Status Defect State This READ-ONLY bit indicates whether or not the Receive T1 Framer block is currently declaring the AIS defect condition within the incoming T1 data-stream, as described below. AIS defect is declared when AIS condition persists for 42 milliseconds. AIS defect is cleared when AIS condition is absent for 42 milliseconds. 0 – The Receive T1 Framer block is NOT currently declaring the AIS defect condition. 1 – The Receive T1 Framer block is currently declaring the AIS defect condition.
5	RxYEL State	RO	0	Receive Yellow Alarm State This READ-ONLY bit indicates whether or not the Receive T1 Framer block is currently declaring the Yellow Alarm condition within the incoming T1 data-stream, as described below. Yellow alarm or Remote Alarm Indication (RAI) is declared when RAI condition persists for 900 milliseconds. Yellow alarm or RAI is cleared immediately when RAI condition is absent even if the T1 Framer is receiving T1 Idle or RAI-CI signatures in ESF mode. 0 – The Receive T1 Framer block is NOT currently declaring the Yellow Alarm condition. 1 – The Receive T1 Framer block is currently declaring the Yellow Alarm condition.
4	LOS_State	RO	0	Framer Receive Loss of Signal (LOS) State This READ-ONLY bit indicates whether or not the Receive T1 framer is currently declaring the Loss of Signal (LOS) condition within the incoming T1 data-stream, as described below LOS defect is declared when LOS condition persists for 175 consecutive bits. LOS defect is cleared when LOS condition is absent or when the received signal reaches a 12.5% ones density for 175 consecutive bits. 0 = The Receive T1 Framer block is NOT currently declaring the Loss of Signal (LOS) condition. 1 = The Receive T1 Framer block is currently declaring the Loss of Signal (LOS) condition.
3	LCV Int Status	RUR/ WC	0	Line Code Violation Interrupt Status. This Reset-Upon-Read bit field indicates whether or not the Receive T1 LIU block has detected a Line Code Violation interrupt since the last read of this register. 0 = Indicates no Line Code Violation have occurred since the last read of this register. 1 = Indicates one or more Line Code Violation interrupt has occurred since the last read of this register.





REV. 1.0.0

TABLE 128: ALARM & ERROR INTERRUPT STATUS REGISTER (AEISR)

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
2	Rx OOF State Change	RUR/ WC	0	 Change in Receive Out of Frame Defect Condition Interrupt Status. This Reset-Upon-Read bit field indicates whether or not the "Change in Receive Out of Frame Defect Condition" interrupt has occurred since the last read of this register. Out of Frame defect condition is declared when "TOLR" out of "RANG" errors in the framing bit pattern is detected. (Register 0xN10B) If this interrupt is enabled, then the Receive T1 Framer block will generate an interrupt in response to either one of the following conditions. 1. Whenever the Receive T1 Framer block declares the Out of Frame defect condition.
		Q		
1	RxAIS State Change	RUR/ WC	0	Change in Receive AIS Condition Interrupt Status. This Reset-Upon-Read bit field indicates whether or not the "Change in Receive AIS Condition" interrupt has occurred since the last read of this register. If this interrupt is enabled, then the Receive T1 Framer block will generate an interrupt in response to either one of the following conditions. 1. Whenever the Receive T1 Framer block declares the AIS condition. 2. Whenever the Receive T1 Framer block clears the AIS condition 0 = Indicates that the "Change in Receive AIS condition" interrupt has not occurred since the last read of this register 1 = Indicates that the "Change in Receive AIS condition" interrupt has occurred since the last read of this register
0	RxYEL State Change	RUR/ WC	0	 Change in Receive Yellow Alarm Interrupt Status. This Reset-Upon-Read bit field indicates whether or not the "Change in Receive Yellow Alarm Condition" interrupt has occurred since the last read of this register. If this interrupt is enabled, then the Receive T1 Framer block will generate an interrupt in response to either one of the following conditions. 1. Whenever the Receive T1 Framer block declares the Yellow Alarm condition. 2. Whenever the Receive T1 Framer block clears the Yellow Alarm condition 0 = Indicates that the "Change in Receive Yellow Alarm condition" interrupt has not occurred since the last read of this register 1 = Indicates that the "Change in Receive Yellow Alarm condition" interrupt has occurred since the last read of this register

8-CHANNEL T1/E1/J1 FRAMER/LIU COMBO - T1 REGISTER DESCRIPTION

TABLE 129: ALARM & ERROR INTERRUPT ENABLE REGISTER (AEIER)

Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION
7-5	Reserved	-	-	Reserved (E1 mode only)
4	-	-	-	This bit should be set to'0' for proper operation.
3	LCV ENB	R/W	0	Line Code violation interrupt enable
				This bit permits the user to either enable or disable the "Line Code Violation" interrupt within the XRT86VX38A device. If the user enables this interrupt, then the Receive T1 Framer block will generate an interrupt when Line Code Violation is detected. 0 = Disables the interrupt generation when Line Code Violation is detected. 1 = Enables the interrupt generation when Line Code Violation is detected.
				. •
2	RXOOF ENB	R/W	O POOL	Change in Out of Frame Defect Condition interrupt enable This bit permits the user to either enable or disable the "Change in Out of Frame Defect Condition" Interrupt, within the XRT86VX38A device. If the user enables this interrupt, then the Receive T1 Framer block will generate an interrupt in response to either one of the following conditions.
			60%	 The instant that the Receive T1 Framer block declares the Out of Frame defect condition.
		an	A STAN	The instant that the Receive T1 Framer block clears the Out of Frame defect condition.
			m.	0 – Disables the "Change in Out of Frame Defect Condition" Interrupt.
			18	1 – Enables the "Change in Out of Frame Defect Condition" Interrupt.
1	RxAIS ENB	R/W	0	Change in AIS Condition interrupt enable
				This bit permits the user to either enable or disable the "Change in AIS Condition" Interrupt, within the XRT86VX38A device. If the user enables this interrupt, then the Receive T1 Framer block will generate an interrupt in response to either one of the following conditions.
				The instant that the Receive T1 Framer block declares the AIS condition.
				The instant that the Receive 11 Framer block clears the AIS condition.
				0 – Disables the "Change in AIS Condition" Interrupt. 1 – Enables the "Change in AIS Condition" Interrupt.
0	RxYEL ENB	R/W	0	Change in Yellow alarm Condition interrupt enable
			-	This bit permits the user to either enable or disable the "Change in Yellow Alarm Condition" Interrupt, within the XRT86VX38A device. If the user enables this interrupt, then the Receive T1 Framer block will generate an interrupt in response to either one of the following conditions.
				 The instant that the Receive T1 Framer block declares the Yellow Alarm condition.
				The instant that the Receive T1 Framer block clears the Yellow Alarm condition.
				0 – Disables the "Change in Yellow Alarm Condition" Interrupt.
				1 – Enables the "Change in Yellow Alarm Condition" Interrupt.





TABLE 130: FRAMER INTERRUPT STATUS REGISTER (FISR)

Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION
7	DS0_Change	RUR	0	Change in DS-0 Yellow Alarm Interrupt Status This Reset-Upon-Read bit field indicates whether or not the "Change in DS-0 Yellow Alarm" interrupt has occurred since the last read of this register. 0 - Indicates that the "Change in DS-0 Yellow Alarm" interrupt has not occurred since the last read of this register. 1 - Indicates that the "Change in DS-0 Yellow Alarm" interrupt has occurred since the last read of this register. Note: By default, DS-0 Yellow Alarm is detected on the Ingress (RTip/RRing) side. To detect DS-0 YEL on the Egress (TxSER) side, the DS-0 Switch bit (bit 2) must be set to "1" in register 0xN112.
6	DS0_Status	RO	o brook	DS-0 Yellow Alarm Interrupt Status This Read Only bit will indicate the state of the DS-0 Yellow Alarm detection. When a DS-0 Yellow alarm is present, this bit will be pulled "High". When a DS-0 Yellow Alarm is not present, this bit will remain "Low". 0 - DS-0 Yellow Alarm is not Detected DS-0 Yellow Alarm is Detected Note: By default, DS-0 Yellow Alarm is detected on the Ingress (RTip/RRing) side. To detect DS-0 YEL on the Egress (TxSER) side, the DS-0 Switch bit (bit 2) must be set to "1" in register 0xN112.
5	SIG	RUR/ WC	0	Change in Signaling Bits Interrupt Status This Reset-Upon-Read bit field indicates whether or not the "Change in Signaling Bits" interrupt has occurred since the last read of this register. If this interrupt is enabled, then the Receive T1 Framer block will generate an interrupt whenever any one of the four signaling bits values (A,B,C,D) has changed in any one of the 24 channels within the incoming T1 frames. Users can read the signaling change registers (address 0xN10D-0xN10F) to determine which signalling channel has changed. 0 = Indicates that the "Change in Signaling Bits" interrupt has not occurred since the last read of this register. 1 = Indicates that the "Change in Signaling Bits' interrupt has occurred since the last read of this register. Note: This bit only has meaning when Robbed-Bit Signaling is enabled.
4	COFA	RUR/ WC	0	Change of Frame Alignment (COFA) Interrupt Status This Reset-Upon-Read bit field indicates whether or not the "Change of Framing Alignment (COFA)" interrupt has occurred since the last read of this register. If this interrupt is enabled, then the Receive T1 Framer block will generate an interrupt whenever the Receive T1 Framer block detects a Change of Framing Alignment Signal (e.g., the Framing bits have appeared to move to a different location within the incoming T1 data stream). 0 = Indicates that the "Change of Framing Alignment (COFA)" interrupt has not occurred since the last read of this register. 1 = Indicates that the "Change of Framing Alignment (COFA)" interrupt has occurred since the last read of this register.

REV. 1.0.0

8-CHANNEL T1/E1/J1 FRAMER/LIU COMBO - T1 REGISTER DESCRIPTION

TABLE 130: FRAMER INTERRUPT STATUS REGISTER (FISR)

Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION
3	OOF_Status	RUR/ WC	0	Change in Receive Out of Frame Defect Condition Interrupt Status. This Reset-Upon-Read bit field indicates whether or not the "Change in Receive Out of Frame Defect Condition" interrupt has occurred since the last read of this register. Out of Frame defect condition is declared when "TOLR" out of "RANG"
				errors in the framing bit pattern is detected. (Register 0xN10B) If this interrupt is enabled, then the Receive T1 Framer block will generate an interrupt in response to either one of the following conditions.
				Whenever the Receive T1 Framer block declares the Out of Frame defect condition.
		1		Whenever the Receive T1 Framer block clears the Out of Frame defect condition
	00	The she	Produ	 0 = Indicates that the "Change in Receive Out of Frame defect condition" interrupt has not occurred since the last read of this register 1 = Indicates that the "Change in Receive Out of Frame defect condition" interrupt has occurred since the last read of this register
2	FMD	RUR/ WC	o atell	Frame Mimic Detection Interrupt Status This Reset-Upon-Read bit field indicates whether or not the "Frame Mimic Detection" interrupt has occurred since the last read of this register. If this interrupt is enabled, then the Receive T1 Framer block will generate an interrupt whenever the Receive T1 Framer block detects the presence of Frame Mimic bits (i.e., the Payload bits have appeared to mimic the Framing Bit pattern within the incoming T1 data stream). 0 = Indicates that the "Frame Mimic Detection" interrupt has not occurred since the last read of this register.
				1 = Indicates that the "Frame Mimic Detection" interrupt has occurred since the last read of this register.
1	SE	RUR/ WC	0	Synchronization Bit Error (CRC-6) Interrupt Status This Reset-Upon-Read bit field indicates whether or not the "CRC-6 Error" interrupt has occurred since the last read of this register. If this interrupt is enabled, then the Receive T1 Framer block will generate an interrupt whenever the Receive T1 Framer block detects a CRC-6 Error within the incoming T1 multiframe. 0 = Indicates that the "CRC-6 Error" interrupt has not occurred since the last read of this register. 1 = Indicates that the "CRC-6 Error" interrupt has occurred since the last read of this register.
0	FE	RUR/ WC	0	Framing Error Interrupt Status This Reset-Upon-Read bit field indicates whether or not a "Framing Error" interrupt has occurred since the last read of this register. If this interrupt is enabled, then the Receive T1 Framer block will generate an interrupt whenever the Receive T1 Framer block detects one or more Framing Alignment Bit Error within the incoming T1 data stream. 0 = Indicates that the "Framing Error" interrupt has not occurred since the last read of this register. 1 = Indicates that the "Framing Error" interrupt has occurred since the last read of this register. Note: This bit doesn't not necessarily indicate that synchronization has been lost.



REV. 1.0.0

TABLE 131: FRAMER INTERRUPT ENABLE REGISTER (FIER)

Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION
7	DS0 ENB	R/W	0	This bit is used to enable or disable the DS-0 Yellow Alarm interrupt within the framer block. This yellow alarm is independent of the framing format selected. Any time a DS-0 Yellow Alarm occurs (bit 2 = 0 in each DS-0 time slot), bit 7 and bit 6 in register 0xNB04 will report the status. 0 - Disables the interrupt generation 1 - Enables the interrupt generation Note: By default, DS-0 Yellow Alarm is detected on the Ingress (RTip/RRing) side. To detect DS-0 YEL on the Egress (TxSER) side, the DS-0 Switch bit (bit 2) must be set to "1" in register 0xN112.
6	Reserved	2× - (6	٠. ·	Reserved
5	SIG_ENB	R/W	e du die	Change in Signaling Bits Interrupt Enable This bit permits the user to either enable or disable the "Change in Signaling Bits" Interrupt, within the XRT86VX38A device. If the user enables this interrupt, then the Receive T1 Framer block will generate an interrupt when it detects a change in the any four signaling bits (A,B,C,D) in any one of the 24 signaling channels. Users can read the signaling change registers (address 0xN10D-0xN10F) to determine which signaling channel has changed state. 0 - Disables the Change in Signaling Bits Interrupt 1 - Enables the Change in Signaling Bits Interrupt Note: This bit has no meaning when Robbed-Bit Signaling is disabled.
4	COFA_ENB	R/W	0	Change of Framing Alignment (COFA) Interrupt Enable This bit permits the user to either enable or disable the "Change in FAS Framing Alignment (COFA)" Interrupt, within the XRT86VX38A device. If the user enables this interrupt, then the Receive T1 Framer block will generate an interrupt when it detects a Change of Framing Alignment Signal (e.g., the Framing bits have appeared to move to a different location within the incoming T1 data stream). 0 - Disables the "Change of Framing Alignment (COFA)" Interrupt. 1 - Enables the "Change of Framing Alignment (COFA)" Interrupt.
3	OOF_ENB	R/W	0	 Change in Out of Frame Defect Condition interrupt enable This bit permits the user to either enable or disable the "Change in Out of Frame Defect Condition" Interrupt, within the XRT86VX38A device. If the user enables this interrupt, then the Receive T1 Framer block will generate an interrupt in response to either one of the following conditions. 1. The instant that the Receive T1 Framer block declares the Out of Frame defect condition. 2. The instant that the Receive T1 Framer block clears the Out of Frame defect condition. 0 – Disables the "Change in Out of Frame Defect Condition" Interrupt. 1 – Enables the "Change in Out of Frame Defect Condition" Interrupt.

8-CHANNEL T1/E1/J1 FRAMER/LIU COMBO - T1 REGISTER DESCRIPTION

TABLE 131: FRAMER INTERRUPT ENABLE REGISTER (FIER)

Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION
2	FMD_ENB	R/W	0	Frame Mimic Detection Interrupt Enable This bit permits the user to either enable or disable the "Frame Mimic Detection" Interrupt, within the XRT86VX38A device. If the user enables this interrupt, then the Receive T1 Framer block will generate an interrupt when it detects the presence of Frame mimic bits (i.e., the payload bits have appeared to mimic the framing bit pattern within the incoming T1 data stream). 0 - Disables the "Frame Mimic Detection" Interrupt. 1 - Enables the "Frame Mimic Detection" Interrupt.
1	SE_ENB	R/W	O	Synchronization Bit (CRC-6) Error Interrupt Enable This bit permits the user to either enable or disable the "CRC-6 Error Detection" Interrupt, within the XRT86VX38A device. If the user enables this interrupt, then the Receive T1 Framer block will generate an interrupt when it detects a CRC-6 error within the incoming T1 multiframe. 0 - Disables the "CRC-6 Error Detection" Interrupt. 1 - Enables the "CRC-6 Error Detection" Interrupt.
0	FE_ENB	R/W	ay nor	Framing Bit Error Interrupt Enable This bit permits the user to either enable or disable the "Framing Alignment Bit Error Detection" Interrupt, within the XRT86VX38A device. If the user enables this interrupt, then the Receive T1 Framer block will generate an interrupt when it detects one or more Framing Alignment Bit error within the incoming T1 data stream. 0 - Disables the "Framing Alignment Bit Error Detection" Interrupt. 1 - Enables the "Framing Alignment Bit Error Detection" Interrupt. Note: Detecting Framing Alignment Bit Error doesn't not necessarily indicate that synchronization has been lost.
				Note: Detecting Framing Alignment Bit Error doesn't not necessarily indicate that synchronization has been lost.



REV. 1.0.0

TABLE 132: DATA LINK STATUS REGISTER 1 (DLSR1)

Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION
7	MSG TYPE	RO	0	HDLC1 Message Type Identifier This READ ONLY bit indicates the type of data link message received by Receive HDLC 1 Controller. Two types of data link messages are supported within the XRT86VX38A device: Message Oriented Signaling (MOS) or Bit-Oriented Signalling (BOS). 0 = Indicates Bit-Oriented Signaling (BOS) type data link message is received 1 = Indicates Message Oriented Signaling (MOS) type data link message is received
6	TxSOT	RUR/ WC	o Podlick	Transmit HDLC1 Controller Start of Transmission (TxSOT) Interrupt Status This Reset-Upon-Read bit indicates whether or not the "Transmit HDLC1 Controller Start of Transmission (TxSOT) "Interrupt has occurred since the last read of this register. Transmit HDLC1 Controller will declare this interrupt when it has started to transmit a data link message. For sending large HDLC messages, start loading the next available buffer once this interrupt is detected. 1 = Transmit HDLC1 Controller Start of Transmission (TxSOT) interrupt has not occurred since the last read of this register 1 = Transmit HDLC1 Controller Start of Transmission interrupt (TxSOT) has occurred since the last read of this register.
5	RxSOT	RUR/ WC	0	Receive HDLC1 Controller Start of Reception (RxSOT) Interrupt Status This Reset-Upon-Read bit indicates whether or not the Receive HDLC1 Controller Start of Reception (RxSOT) interrupt has occurred since the last read of this register. Receive HDLC1 Controller will declare this interrupt when it has started to receive a data link message. 0 = Receive HDLC1 Controller Start of Reception (RxSOT) interrupt has not occurred since the last read of this register 1 = Receive HDLC1 Controller Start of Reception (RxSOT) interrupt has occurred since the last read of this register
4	TxEOT	RUR/ WC	0	Transmit HDLC1 Controller End of Transmission (TxEOT) Interrupt Status This Reset-Upon-Read bit indicates whether or not the Transmit HDLC1 Controller End of Transmission (TxEOT) Interrupt has occurred since the last read of this register. Transmit HDLC1 Controller will declare this interrupt when it has completed its transmission of a data link message. For sending large HDLC messages, it is critical to load the next available buffer before this interrupt occurs. 0 = Transmit HDLC1 Controller End of Transmission (TxEOT) interrupt has not occurred since the last read of this register 1 = Transmit HDLC1 Controller End of Transmission (TxEOT) interrupt has occurred since the last read of this register

REV. 1.0.0

8-CHANNEL T1/E1/J1 FRAMER/LIU COMBO - T1 REGISTER DESCRIPTION

TABLE 132: DATA LINK STATUS REGISTER 1 (DLSR1)

Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION
3	RXEOT	RUR/ WC	0	Receive HDLC1 Controller End of Reception (RxEOT) Interrupt Status This Reset-Upon-Read bit indicates whether or not the Receive HDLC1 Controller End of Reception (RxEOT) Interrupt has occurred since the last read of this register. Receive HDLC1 Controller will declare this interrupt once it has completely received a full data link message, or once the buffer is full. 0 = Receive HDLC1 Controller End of Reception (RxEOT) interrupt
				has not occurred since the last read of this register 1 = Receive HDLC1 Controller End of Reception (RxEOT) Interrupt has occurred since the last read of this register
2	FCS Error	RUR/ CWC	O VUCKO	FCS Error Interrupt Status This Reset-Upon-Read bit indicates whether or not the FCS Error Interrupt has occurred since the last read of this register. Receive HDLC1 Controller will declare this interrupt when it has detected the FCS error in the most recently received data link message. 0 = FCS Error interrupt has not occurred since the last read of this register 1 = FCS Error interrupt has occurred since the last read of this register
1	Rx ABORT	RUR/ WC	norb	Receipt of Abort Sequence Interrupt Status This Reset-Upon-Read bit indicates whether or not the Receipt of Abort Sequence interrupt has occurred since last read of this register. Receive HDLC1 Controller will declare this interrupt if it detects the Abort Sequence (i.e. a string of seven (7) consecutive 1's) in the incoming data link channel. 0 = Receipt of Abort Sequence interrupt has not occurred since last read of this register 1 = Receipt of Abort Sequence interrupt has occurred since last read of this register
0	RxIDLE	RUR/ WC	0	Receipt of Idle Sequence Interrupt Status This Reset-Upon-Read bit indicates whether or not the Receipt of Idle Sequence interrupt has occurred since the last read of this register. The Receive HDLC1 Controller will declare this interrupt if it detects the flag sequence octet (0x7E) in the incoming data link channel. If RxIDLE "AND" RxEOT occur together, then the entire HDLC message has been received. 0 = Receipt of Idle Sequence interrupt has not occurred since last read of this register 1 = Receipt of Idle Sequence interrupt has occurred since last read of this register.



TABLE 133: DATA LINK INTERRUPT ENABLE REGISTER 1 (DLIER1)

HEX ADDRESS: 0xNB07

Віт	Function	Түре	DEFAULT	Description-Operation
7	Reserved	-	-	Reserved
6	TXSOT ENB	R/W	0	Transmit HDLC1 Controller Start of Transmission (TxSOT) Interrupt Enable This bit enables or disables the "Transmit HDLC1 Controller Start of Transmission (TxSOT) "Interrupt within the XRT86VX38A device. Once this interrupt is enabled, the Transmit HDLC1 Controller will generate an interrupt when it has started to transmit a data link message. 0 = Disables the Transmit HDLC1 Controller Start of Transmission (TxSOT) interrupt. 1 = Enables the Transmit HDLC1 Controller Start of Transmission (TxSOT) interrupt.
5	RXSOT ENB	RW	roduct nay no	Receive HDLC1 Controller Start of Reception (RxSOT) Interrupt Enable This bit enables or disables the "Receive HDLC1 Controller Start of Reception (RxSOT) "Interrupt within the XRT86VX38A device. Once this interrupt is enabled, the Receive HDLC1 Controller will generate an interrupt when it has started to receive a data link message. 0 = Disables the Receive HDLC1 Controller Start of Reception (RxSOT) interrupt. 1 = Enables the Receive HDLC1 Controller Start of Reception (RxSOT) interrupt.
4	TXEOT ENB	R/W	0	Transmit HDLC1 Controller End of Transmission (TxEOT) Interrupt Enable This bit enables or disables the "Transmit HDLC1 Controller End of Transmission (TxEOT) "Interrupt within the XRT86VX38A device. Once this interrupt is enabled, the Transmit HDLC1 Controller will generate an interrupt when it has finished transmitting a data link message. 0 = Disables the Transmit HDLC1 Controller End of Transmission (TxEOT) interrupt. 1 = Enables the Transmit HDLC1 Controller End of Transmission (TxEOT) interrupt.
3	RXEOT ENB	R/W	0	Receive HDLC1 Controller End of Reception (RxEOT) Interrupt Enable This bit enables or disables the "Receive HDLC1 Controller End of Reception (RxEOT) "Interrupt within the XRT86VX38A device. Once this interrupt is enabled, the Receive HDLC1 Controller will generate an interrupt when it has finished receiving a complete data link message. 0 = Disables the Receive HDLC1 Controller End of Reception (RxEOT) interrupt. 1 = Enables the Receive HDLC1 Controller End of Reception (RxEOT) interrupt.





8-CHANNEL T1/E1/J1 FRAMER/LIU COMBO - T1 REGISTER DESCRIPTION

TABLE 133: DATA LINK INTERRUPT ENABLE REGISTER 1 (DLIER1)

LEV	ADDRESS:	$0 \times ND07$
ПЕХ	AUUKESS.	UXINDU

Віт	Function	TYPE	DEFAULT	DESCRIPTION-OPERATION
2	FCS ERR ENB	R/W	0	FCS Error Interrupt Enable This bit enables or disables the "Received FCS Error "Interrupt within the XRT86VX38A device. Once this interrupt is enabled, the Receive HDLC1 Controller will generate an interrupt when it has detected the FCS error within the incoming data link message. 0 = Disables the "Receive FCS Error" interrupt. 1 = Enables the "Receive FCS Error" interrupt.
1	RXABORT ENB	R/W	0	Receipt of Abort Sequence Interrupt Enable This bit enables or disables the "Receipt of Abort Sequence" Interrupt within the XRT86VX38A device. Once this interrupt is enabled, the Receive HDLC1 Controller will generate an interrupt when it has detected the Abort Sequence (i.e. a string of seven (7) consecutive 1's) within the incoming data link channel. 0 = Disables the "Receipt of Abort Sequence" interrupt. 1 = Enables the "Receipt of Abort Sequence" interrupt.
0	RXIDLE ENB	RW	re no lo	Receipt of Idle Sequence Interrupt Enable This bit enables or disables the "Receipt of Idle Sequence" Interrupt within the XRT86VX38A device. Once this interrupt is enabled, the Receive HDLC1 Controller will generate an interrupt when it has detected the Idle Sequence Octet (i.e. 0x7E) within the incoming data link channel. 0 = Disables the "Receipt of Idle Sequence" interrupt. 1 = Enables the "Receipt of Idle Sequence" interrupt.
				detected the Idle Sequence Octet (i.e. 0x7E) within the incoming data link channel. 0 = Disables the "Receipt of Idle Sequence" interrupt. 1 = Enables the "Receipt of Idle Sequence" interrupt.



REV. 1.0.0

TABLE 134: SLIP BUFFER INTERRUPT STATUS REGISTER (SBISR)

Віт	Function	TYPE	DEFAULT	DESCRIPTION-OPERATION
7	TxSB_FULL	RUR/ WC	0	Transmit Slip buffer Full Interrupt Status This Reset-Upon-Read bit indicates whether or not the Transmit Slip Buffer Full interrupt has occurred since the last read of this register. The transmit Slip Buffer Full interrupt is declared when the transmit slip buffer is filled. If the transmit slip buffer is full and a WRITE operation occurs, then a full frame of data will be deleted, and this interrupt bit will be set to '1'. 0 = Indicates that the Transmit Slip Buffer Full interrupt has not occurred since the last read of this register. 1 = Indicates that the Transmit Slip Buffer Full interrupt has occurred since the last read of this register.
6	TxSB_EMPT	RUR/ WC/	TO CHICK	Transmit Slip buffer Empty Interrupt Status This Reset-Upon-Read bit indicates whether or not the Transmit Slip Buffer Empty interrupt has occurred since the last read of this register. The transmit Slip Buffer Empty interrupt is declared when the transmit slip buffer is emptied. If the transmit slip buffer is emptied and a READ operation occurs, then a full frame of data will be repeated, and this interrupt bit will be set to '1'. 0 = Indicates that the Transmit Slip Buffer Empty interrupt has not occurred since the last read of this register. 1 = Indicates that the Transmit Slip Buffer Empty interrupt has occurred since the last read of this register.
5	TxSB_SLIP	RUR/ WC	0	 Transmit Slip Buffer Slips Interrupt Status This Reset-Upon-Read bit indicates whether or not the Transmit Slip Buffer Slips interrupt has occurred since the last read of this register. The transmit Slip Buffer Slips interrupt is declared when the transmit slip buffer is either filled or emptied. This interrupt bit will be set to '1' in either one of these two conditions: If the transmit slip buffer is emptied and a READ operation occurs, then a full frame of data will be repeated, and this interrupt bit will be set to '1'. If the transmit slip buffer is full and a WRITE operation occurs, then a full frame of data will be deleted, and this interrupt bit will be set to '1'. Indicates that the Transmit Slip Buffer Slips interrupt has not occurred since the last read of this register. Indicates that the Transmit Slip Buffer Slips interrupt has occurred since the last read of this register. Note: Users still need to read the Transmit Slip Buffer Empty Interrupt (bit 6 of this register) or the Transmit Slip Buffer Full Interrupts (bit 7 of this register) to determine whether transmit slip buffer empties or fills.

8-CHANNEL T1/E1/J1 FRAMER/LIU COMBO - T1 REGISTER DESCRIPTION

TABLE 134: SLIP BUFFER INTERRUPT STATUS REGISTER (SBISR)

Hev	ADDRESS:	OVNIDAG
HFX	ADDRESS:	UXNBUX

Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION
4	SLC®96 LOCK	RO	0	SLC®96 is in SYNC This READ ONLY bit field indicates whether or not frame synchronization is achieved when the XRT86VX38A is configured in SLC®96 framing mode. 0 = Indicates that frame synchronization is not achieved in SLC®96 framing mode. 1 = Indicates that frame synchronization is achieved in SLC®96 framing mode.
3	Multiframe LOCK	RO	0	Multiframe is in SYNC This READ ONLY bit field indicates whether or not the T1 Receive Framer Block is declaring T1 Multiframe LOCK status. 0 = Indicates that the T1 Receive Framer is currently declaring T1 multiframe LOSS OF LOCK status 0 = Indicates that the T1 Receive Framer is currently declaring T1 multiframe LOCK status
2	RxSB_FULL	RUR/ WC	re no le	Receive Slip buffer Full Interrupt Status This Reset-Upon-Read bit indicates whether or not the Receive Slip Buffer Full interrupt has occurred since the last read of this register. The Receive Slip Buffer Full interrupt is declared when the receive slip buffer is filled. If the receive slip buffer is full and a WRITE operation occurs, then a full frame of data will be deleted, and this interrupt bit will be set to '1'. 0 = Indicates that the Receive Slip Buffer Full interrupt has not occurred since the last read of this register. 1 = Indicates that the Receive Slip Buffer Full interrupt has occurred since the last read of this register.
				occurred since the last read of this register. 1 = Indicates that the Receive Slip Buffer Full interrupt has occurred since the last read of this register.





REV. 1.0.0

TABLE 134: SLIP BUFFER INTERRUPT STATUS REGISTER (SBISR)

BIT FUNCTION	TYPE	DEFAULT	DESCRIPTION-OPERATION
1 RxSB_EMPT	RUR/ WC	0	Receive Slip buffer Empty Interrupt Status This Reset-Upon-Read bit indicates whether or not the Receive Slip Buffer Empty interrupt has occurred since the last read of this register. The Receive Slip Buffer Empty interrupt is declared when the receive slip buffer is emptied. If the receive slip buffer is emptied and a READ operation occurs, then a full frame of data will be repeated, and this interrupt bit will be set to '1'. 0 = Indicates that the Receive Slip Buffer Empty interrupt has not occurred since the last read of this register. 1 = Indicates that the Receive Slip Buffer Empty interrupt has occurred since the last read of this register.
0 RxSB_SLIP	RUR/ WC	o poduci nay no	Receive Slip Buffer Slips Interrupt Status This Reset-Upon-Read bit indicates whether or not the Receive Slip Buffer Slips interrupt has occurred since the last read of this register. The Receive Slip Buffer Slips interrupt is declared when the receive slip buffer is either filled or emptied. This interrupt bit will be set to '1' in either one of these two conditions: 1. If the receive slip buffer is emptied and a READ operation occurs, then a full frame of data will be repeated, and this interrupt bit will be set to '1'. 2. If the receive slip buffer is full and a WRITE operation occurs, then a full frame of data will be deleted, and this interrupt bit will be set to '1'. 0 = Indicates that the Receive Slip Buffer Slips interrupt has not occurred since the last read of this register. 1 = Indicates that the Receive Slip Buffer Slips interrupt has occurred since the last read of this register. NOTE: Users still need to read the Receive Slip Buffer Empty Interrupt (bit 1 of this register) or the Receive Slip Buffer Full Interrupts (bit 2 of this register) to determine whether transmit slip buffer empties or fills.

REV. 1.0.0

TABLE 135: SLIP BUFFER INTERRUPT ENABLE REGISTER (SBIER)

Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION
7	TxFULL_ENB	R/W	0	Transmit Slip Buffer Full Interrupt Enable This bit enables or disables the Transmit Slip Buffer Full interrupt within the XRT86VX38A device. Once this interrupt is enabled, the transmit Slip Buffer Full interrupt is declared when the transmit slip buffer is filled. If the transmit slip buffer is full and a WRITE operation occurs, then a full frame of data will be deleted, and the interrupt status bit will be set to '1'. 0 - Disables the Transmit Slip Buffer Full interrupt when the Transmit Slip Buffer fills 1 - Enables the Transmit Slip Buffer Full interrupt when the Transmit Slip Buffer fills.
6	TXEMPT_ENB	OR/W NO POOR	o Puck Of Preno le	Transmit Slip Buffer Empty Interrupt Enable This bit enables or disables the Transmit Slip Buffer Empty interrupt within the XRT86VX38A device. Once this interrupt is enabled, the transmit Slip Buffer Empty interrupt is declared when the transmit slip buffer is emptied. If the transmit slip buffer is emptied and a READ operation occurs, then a full frame of data will be repeated, and the interrupt status bit will be set to '1'. 1. Disables the Transmit Slip Buffer Empty interrupt when the Transmit Slip Buffer empties 1. Enables the Transmit Slip Buffer Empty interrupt when the Transmit Slip Buffer empties.
5	TxSLIP_ENB	R/W	0.0	Transmit Slip Buffer Slips Interrupt Enable This bit enables or disables the Transmit Slip Buffer Slips interrupt within the XRT86VX38A device. Once this interrupt is enabled, the transmit Slip Buffer Slips interrupt is declared when either the transmit slip buffer is filled or emptied. If the transmit slip buffer is emptied and a READ operation occurs, then a full frame of data will be repeated, and the interrupt status bit will be set to '1'. The interrupt status bit will be set to '1' in either one of these two conditions: 1. If the transmit slip buffer is emptied and a READ operation occurs, then a full frame of data will be repeated, and this interrupt bit will be set to '1'. 2. If the transmit slip buffer is full and a WRITE operation occurs, then a full frame of data will be deleted, and this interrupt bit will be set to '1'. 0 - Disables the Transmit Slip Buffer Slips interrupt when the Transmit Slip Buffer empties or fills 1 - Enables the Transmit Slip Buffer Slips interrupt when the Transmit Slip Buffer empties or fills.
4-3	Reserved	-	-	Reserved





TABLE 135: SLIP BUFFER INTERRUPT ENABLE REGISTER (SBIER)

Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION
2	RxFULL_ENB	R/W	0	Receive Slip Buffer Full Interrupt Enable This bit enables or disables the Receive Slip Buffer Full interrupt within the XRT86VX38A device. Once this interrupt is enabled, the Receive Slip Buffer Full interrupt is declared when the receive slip buffer is filled. If the Receive slip buffer is full and a WRITE operation occurs, then a full frame of data will be deleted, and the interrupt status bit will be set to '1'. 0 - Disables the Receive Slip Buffer Full interrupt when the Transmit Slip Buffer fills 1 - Enables the Receive Slip Buffer Full interrupt when the Transmit Slip Buffer fills.
1	RXEMPT_ENB	RW	o toduct	Receive Slip buffer Empty Interrupt Enable This bit enables or disables the Receives Slip Buffer Empty interrupt within the XRT86VX38A device. Once this interrupt is enabled, the Receive Slip Buffer Empty interrupt is declared when the Receive slip buffer is emptied. If the Receive slip buffer is emptied and a READ operation occurs, then a full frame of data will be repeated, and the interrupt status bit will be set to '1'. 1. Disables the Receive Slip Buffer Empty interrupt when the Transmit Slip Buffer empties 1. Enables the Receive Slip Buffer Empty interrupt when the Transmit Slip Buffer empties.
0	RxSLIP_ENB	R/W	0	Receive Slip buffer Slips Interrupt Enable This bit enables or disables the Receive Slip Buffer Slips interrupt within the XRT86VX38A device. Once this interrupt is enabled, the Receive Slip Buffer Slips interrupt is declared when either the Receive slip buffer is filled or emptied. If the Receive slip buffer is emptied and a READ operation occurs, then a full frame of data will be repeated, and the interrupt status bit will be set to '1'. The interrupt status bit will be set to '1' in either one of these two conditions: 1. If the Receive slip buffer is emptied and a READ operation occurs, then a full frame of data will be repeated, and this interrupt bit will be set to '1'. 2. If the Receive slip buffer is full and a WRITE operation occurs, then a full frame of data will be deleted, and this interrupt bit will be set to '1'. 0 - Disables the Receive Slip Buffer Slips interrupt when the Transmit Slip Buffer empties or fills 1 - Enables the Receive Slip Buffer Slips interrupt when the Transmit Slip Buffer empties or fills.

TABLE 136: RECEIVE LOOPBACK CODE 0 INTERRUPT AND STATUS REGISTER (RLCISRO) HEX ADDRESS: 0xNB0A

Віт	Function	TYPE	DEFAULT	Description-Operation
7-4	-	-	-	Reserved (For E1 mode only)
3	RXASTAT	RO	0	Receive Loopback Activation Code State This READ ONLY bit indicates whether or not the Receive T1 Framer Block is currently detecting the Receive Loopback Activation Code, as specified in the Receive Loopback Activation Code Register (RLACR - address 0xN126) if Receive Loopback Activation Code Detection is enabled. 0 = Indicates that the Receive T1 Framer Block is NOT currently detecting the Receive Loopback Activation Code. 1 = Indicates that the Receive T1 Framer Block is currently detecting the Receive Loopback Activation Code.
2	RXDSTAT	RO O	o o o o o o o o o o o o o o o o o o o	Receive Loopback Deactivation Code State This READ ONLY bit indicates whether or not the Receive T1 Framer Block is currently detecting the Receive Loopback Deactivation Code, as specified in the Receive Loopback Deactivation Code Register (RLDCR - address 0xN127) if Receive Loopback Deactivation Code Detection is enabled. 0 = Indicates that the Receive T1 Framer Block is NOT currently detecting the Receive Loopback Deactivation Code. 1 = Indicates that the Receive T1 Framer Block is currently detecting the Receive Loopback Deactivation Code.
1	RXAINT	RUR/ WC	0	 Change in Receive Loopback Activation Code interrupt Status This Reset-Upon-Read bit field indicates whether or not the "Change in Receive Loopback Activation Code" interrupt has occurred since the last read of this register. If this interrupt is enabled, then the Receive T1 Framer block will generate an interrupt in response to either one of the following conditions. 1. Whenever the Receive T1 Framer block detects the Receive Loopback Activation Code. 2. Whenever the Receive T1 Framer block no longer detects the Receive Loopback Activation Code. 0 = Indicates that the "Change in Receive Loopback Activation Code" interrupt has not occurred since the last read of this register 1 = Indicates that the "Change in Receive Loopback Activation Code" interrupt has occurred since the last read of this register
0	RXDINT	RUR/ WC	0	 Change in Receive Loopback Deactivation Code interrupt Status This Reset-Upon-Read bit field indicates whether or not the "Change in Receive Loopback Deactivation Code" interrupt has occurred since the last read of this register. If this interrupt is enabled, then the Receive T1 Framer block will generate an interrupt in response to either one of the following conditions. 1. Whenever the Receive T1 Framer block detects the Receive Loopback Deactivation Code. 2. Whenever the Receive T1 Framer block no longer detects the Receive Loopback Deactivation Code. 0 = Indicates that the "Change in Receive Loopback Deactivation Code" interrupt has not occurred since the last read of this register 1 = Indicates that the "Change in Receive Loopback Deactivation Code" interrupt has occurred since the last read of this register



REV. 1.0.0

TABLE 137: RECEIVE LOOPBACK CODE 0 INTERRUPT ENABLE REGISTER (RLCIER0) HEX ADDRESS: 0xNB0B

Віт	Function	TYPE	DEFAULT	DESCRIPTION-OPERATION
7-2	Reserved	-	-	Reserved
1	RXAENB	R/W	O O O O O O O O O O O O O O O O O O O	Receive Loopback Activation Code Interrupt Enable This bit enables or disables the "Change in Receive Loopback Activation Code" interrupt within the T1 Receive Framer. If this interrupt is enabled, then the Receive T1 Framer block will generate an interrupt in response to either one of the following conditions. 1. Whenever the Receive T1 Framer block detects the Receive Loopback Activation Code. 2. Whenever the Receive T1 Framer block no longer detects the Receive Loopback Activation Code. 0 - Disables the "Change in Receive Loopback Activation Code" interrupt within the T1 Receive Framer. 1 - Enables the "Change in Receive Loopback Activation Code" interrupt within the T1 Receive Framer.
0	RXDENB	RW	nay not	Receive Loopback Deactivation Code Interrupt Enable This bit enables or disables the "Change in Receive Loopback Deactivation Code" interrupt within the T1 Receive Framer. If this interrupt is enabled, then the Receive T1 Framer block will generate an interrupt in response to either one of the following conditions. 1. Whenever the Receive T1 Framer block detects the Receive Loopback Deactivation Code. 2. Whenever the Receive T1 Framer block no longer detects the Receive Loopback Deactivation Code. 0 - Disables the "Change in Receive Loopback Deactivation Code" interrupt within the T1 Receive Framer. 1 - Enables the "Change in Receive Loopback Deactivation Code" interrupt within the T1 Receive Framer.

TABLE 138: EXCESSIVE ZERO STATUS REGISTER (EXZSR)

IABLE	138: EXCESSIVE Z	ERO STA	TUS REGIST	TER (EXZS	K)		HEX ADDRESS: UXNBUE	

Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION
7-1	Reserved	-	-	Reserved
0	EXZ_STATUS	RUR/ WC	0	Change in Excessive Zero Condition Interrupt Status This Reset-Upon-Read bit field indicates whether or not the "Change in Excessive Zero Condition" interrupt within the T1 Receive Framer Block has occurred since the last read of this register. If this interrupt is enabled, then the Receive T1 Framer block will generate an interrupt in response to either one of the following conditions. 1. Whenever the Receive T1 Framer block detects the Excessive Zero Condition. 2. Whenever the Receive T1 Framer block clears the Excessive Zero Condition 0 = Indicates the "Change in Excessive Zero Condition" interrupt has
Sherody	NOT occurred since the last read of this register 1 = Indicates the "Change in Excessive Zero Condition" interrupt has occurred since the last read of this register			

TABLE 139: EXCESSIVE ZERO ENABLE REGISTER (EXZER)

Віт	Function	TYPE	DEFAULT	DESCRIPTION-OPERATION
7-1	-	-	2	Reserved
0	EXZ_ENB	R/W	or 6	Change in Excessive Zero Condition Interrupt Enable This bit enables or disables the "Change in Excessive Zero Condition" interrupt within the T1 Receive Framer. If this interrupt is enabled, then the Receive T1 Framer block will generate an interrupt in response to either one of the following conditions. 1. Whenever the Receive T1 Framer block detects the Excessive Zero Condition. 2. Whenever the Receive T1 Framer block clears the Excessive Zero Condition 0 - Disables the "Change in Excessive Zero Condition" interrupt within the Receive T1 Framer Block 1 - Enables the "Change in Excessive Zero Condition" interrupt within the Receive T1 Framer Block

TABLE 140: SS7 STATUS REGISTER FOR LAPD1 (SS7SR1) HEX ADDRESS: 0xNB10

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7-6	Reserved		00	
5	SS7TxSOT1	RUR/ WC		TxSOT for FISU/LSSU
4	SS7RxSOT1	RUR/ WC		RxSOT to be used in SS7 mode



REV. 1.0.0

TABLE 140: SS7 STATUS REGISTER FOR LAPD1 (SS7SR1) HEX ADDRESS: 0xNB10

Віт	Function	Түре	DEFAULT	Description-Operation
3	SS7TxEOT1	RUR/ WC		TxEOT for FISU/LSSU
2	SS7RxEOT1	RUR/ WC		RxEOT to be used in SS7 mode
1	SS7_Fail_INT_STAT1	RUR/ WC	0	SS7 Failure Interrupt Status for SS7 Controllers This bit indicates whether or not, an SS7 failure interrupt occurred since the last read to this register. An SS7 failure interrupt is generated whenever the receive CRC counter reaches the specified CrC threshold. The error threshold can be set to 32 or 64 consecutive SS7 frames with corrupted CRC bytes. 0 = SS7 failure interrupt has not occurred since the last reg read. 1 = SS7 failure interrupt has occurred since the last reg read.
0	SS7_INT_STAT1	RUR/ WC	roduct nay no	SS7 Interrupt Status for HDLC controllers. This reset upon read bit field indicates whether or not the "SS7" interrupt has occurred since the last read of this register. If the Interrupt is enabled, then the receive T1 Framerblock will generate an interrupt when the receive LAPD message is more than 276 bytes in length. 0= indicates that the "SS7" interrupt has not occurred since the last read of this register. 1= indicates that the "SS7" interrupt has occurred since the last read of this register.

Note: For a description/example of the SS7 Controller functionality, please refer to application note TAN-210.

TABLE 141: SS7 ENABLE REGISTER FOR LAPD1 (SS7ER1) HEX ADDRESS: 0xNB11

Віт	FUNCTION	TYPE	DEFAULT	DESCRIPTION-OPERATION
7-6	Reserved		00	Op 45 17.
5	SS7TxSOT1_ENB	R/W		TxSOT Enable for FISU/LSSU
4	SS7RxSOT1_ENB	R/W		RxSOT Enable to be used in SS7 mode
3	SS7TxEOT1_ENB	R/W		TxEOT Enable for FISU/LSSU
2	SS7RxEOT1_ENB	R/W		RxEOT Enable to be used in SS7 mode



TABLE 141: SS7 ENABLE REGISTER FOR LAPD1 (SS7ER1) HEX ADDRESS: 0xNB11

8-CHANNEL T1/E1/J1 FRAMER/LIU COMBO - T1 REGISTER DESCRIPTION

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
1	SS7_Fail_INT_ENB1	R/W	0	SS7 Failure Interrupt Enable for SS7 Controller This bit enables the SS7 failure interrupt. A SS7 failure interrupt is generated whenever the receive CRC counter reaches the specified CRC error threshold. The error threshold can be set to 32 or 64 consecutive SS7 frames with corrupted CRC bytes. 0 = SS7 failure interrupt is disabled
				1 = SS7 failure interrupt is enabled
0	SS7_INT_ENB1	R/W	0	SS7 Interrupt Enable for HDLC controller. This bit field enables the "SS7" interrupt. If the Interrupt is enabled, then the receive T1 Framerblock will generate an interrupt when the receive LAPD message is more than 276 bytes in length. 0= indicates that the "SS7" interrupt is disabled. 1 = indicates that the "SS7" interrupt enabled and will be generated when the above conditions are met.

Note: For a description/example of the SS7 Controller functionality, please refer to application note TAN-210.



TABLE 142: RXLOS/CRC INTERRUPT STATUS REGISTER (RLCISR) 0xNB12

HEX ADDRESS:

HEX ADDRESS: 0xNB13

Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION
7-4	-	-	-	Reserved
3	RxLOSINT	RUR/ WC	O O O O O O O O O O O O O O O O O O O	 Change in Receive LOS condition Interrupt Status This bit indicates whether or not the "Change in Receive LOS condition" interrupt has occurred since the last read of this register. If this interrupt is enabled, then the Receive T1 Framer block will generate an interrupt in response to either one of the following conditions. Whenever the Receive T1 Framer block declares the Receive LOS condition. Whenever the Receive T1 Framer block clears the Receive LOS condition. Indicates that the "Change in Receive LOS Condition" interrupt has not occurred since the last read of this register. Indicates that the "Change in Receive LOS Condition" interrupt has occurred since the last read of this register.
2-0	Reserved	-	3 0	Pr

TABLE 143: RXLOS/CRC INTERRUPT ENABLE REGISTER (RLCIER)

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
3	RxLOS_ENB	R/W	0	Change in Receive LOS Condition Interrupt Enable This bit enables the "Change in Receive LOS Condition" interrupt. 0 = Enables "Change in Receive LOS Condition" Interrupt. 1 = Disables "Change in Receive LOS Condition" Interrupt.
2-0	-	-	-	Reserved
				BS) Pacifical

TABLE 144: RECEIVE LOOPBACK CODE 1 INTERRUPT AND STATUS REGISTER (RLCISR1) HEX ADDRESS: 0xNB14

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7-4	-	-	-	Reserved (For E1 mode only)
3	RXASTAT	RO	0	Receive Loopback Activation Code State This READ ONLY bit indicates whether or not the Receive T1 Framer Block is currently detecting the Receive Loopback Activation Code, as specified in the Receive Loopback Activation Code Register (RLACR) if Receive Loopback Activation Code Detection is enabled. 0 = Indicates that the Receive T1 Framer Block is NOT currently detecting the Receive Loopback Activation Code. 1 = Indicates that the Receive T1 Framer Block is currently detecting the Receive Loopback Activation Code.
2	RXDSTAT	RO S	o o brode	Receive Loopback Deactivation Code State This READ ONLY bit indicates whether or not the Receive T1 Framer Block is currently detecting the Receive Loopback Deactivation Code, as specified in the Receive Loopback Deactivation Code Register (RLDCR) if Receive Loopback Deactivation Code Detection is enabled. 0 = Indicates that the Receive T1 Framer Block is NOT currently detecting the Receive Loopback Deactivation Code. 1 = Indicates that the Receive T1 Framer Block is currently detecting the Receive Loopback Deactivation Code.
1	RXAINT	RUR/ WC	0	Change in Receive Loopback Activation Code interrupt Status This Reset-Upon-Read bit field indicates whether or not the "Change in Receive Loopback Activation Code" interrupt has occurred since the last read of this register. If this interrupt is enabled, then the Receive T1 Framer block will generate an interrupt in response to either one of the following conditions. 1. Whenever the Receive T1 Framer block detects the Receive Loopback Activation Code. 2. Whenever the Receive T1 Framer block no longer detects the Receive Loopback Activation Code. 0 = Indicates that the "Change in Receive Loopback Activation Code" interrupt has not occurred since the last read of this register 1 = Indicates that the "Change in Receive Loopback Activation Code" interrupt has occurred since the last read of this register
0	RXDINT	RUR/ WC	0	 Change in Receive Loopback Deactivation Code interrupt Status This Reset-Upon-Read bit field indicates whether or not the "Change in Receive Loopback Deactivation Code" interrupt has occurred since the last read of this register. If this interrupt is enabled, then the Receive T1 Framer block will generate an interrupt in response to either one of the following conditions. Whenever the Receive T1 Framer block detects the Receive Loopback Deactivation Code. Whenever the Receive T1 Framer block no longer detects the Receive Loopback Deactivation Code. Indicates that the "Change in Receive Loopback Deactivation Code" interrupt has not occurred since the last read of this register Indicates that the "Change in Receive Loopback Deactivation Code" interrupt has occurred since the last read of this register



TABLE 145: RECEIVE LOOPBACK CODE 1 INTERRUPT ENABLE REGISTER (RLCIER1) HEX ADDRESS: 0xNB15

Віт	Function	TYPE	DEFAULT	DESCRIPTION-OPERATION
7-2	Reserved	-	-	Reserved
1	RXAENB	R/W	0	Receive Loopback Activation Code Interrupt Enable This bit enables or disables the "Change in Receive Loopback Activation Code" interrupt within the T1 Receive Framer.
				If this interrupt is enabled, then the Receive T1 Framer block will generate an interrupt in response to either one of the following conditions.
				Whenever the Receive T1 Framer block detects the Receive Loopback Activation Code.
	0/5	Thekashe		Whenever the Receive T1 Framer block no longer detects the Receive Loopback Activation Code.
	9	9 1	70	0 - Disables the "Change in Receive Loopback Activation Code" interrupt within the T1 Receive Framer.
		NO.	o. Olycy	1 - Enables the "Change in Receive Loopback Activation Code" interrupt within the T1 Receive Framer.
0	RXDENB	No.	nay not	Receive Loopback Deactivation Code Interrupt Enable This bit enables or disables the "Change in Receive Loopback Deactivation Code" interrupt within the T1 Receive Framer. If this interrupt is enabled, then the Receive T1 Framer block will generate an interrupt in response to either one of the following conditions. 1. Whenever the Receive T1 Framer block detects the Receive Loopback Deactivation Code. 2. Whenever the Receive T1 Framer block no longer detects the Receive Loopback Deactivation Code. 0 - Disables the "Change in Receive Loopback Deactivation Code" interrupt within the T1 Receive Framer. 1 - Enables the "Change in Receive Loopback Deactivation Code" interrupt within the T1 Receive Framer.



TABLE 146: DATA LINK STATUS REGISTER 2 (DLSR2)

Віт	Function	TYPE	DEFAULT	DESCRIPTION-OPERATION
7	MSG TYPE	RO	0	HDLC2 Message Type Identifier This READ ONLY bit indicates the type of data link message received by Receive HDLC 2 Controller. Two types of data link messages are supported within the XRT86VX38A device: Message Oriented Signaling (MOS) or Bit-Oriented Signalling (BOS). 0 = Indicates Bit-Oriented Signaling (BOS) type data link message is received 1 = Indicates Message Oriented Signaling (MOS) type data link message is received
6	TXSOT	RUR/ WC	o Puck Of	Transmit HDLC2 Controller Start of Transmission (TxSOT) Interrupt Status This Reset-Upon-Read bit indicates whether or not the "Transmit HDLC2 Controller Start of Transmission (TxSOT) "Interrupt has occurred since the last read of this register. Transmit HDLC2 Controller will declare this interrupt when it has started to transmit a data link message. For sending large HDLC messages, start loading the next available buffer once this interrupt is detected. 0 = Transmit HDLC2 Controller Start of Transmission (TxSOT) interrupt has not occurred since the last read of this register 1 = Transmit HDLC2 Controller Start of Transmission interrupt (TxSOT) has occurred since the last read of this register.
5	RxSOT	RUR/ WC	6,0	Receive HDLC2 Controller Start of Reception (RxSOT) Interrupt Status This Reset-Upon-Read bit indicates whether or not the Receive HDLC2 Controller Start of Reception (RxSOT) interrupt has occurred since the last read of this register. Receive HDLC2 Controller will declare this interrupt when it has started to receive a data link message. 0 = Receive HDLC2 Controller Start of Reception (RxSOT) interrupt has not occurred since the last read of this register 1 = Receive HDLC2 Controller Start of Reception (RxSOT) interrupt has occurred since the last read of this register
4	TxEOT	RUR/ WC	0	Transmit HDLC2 Controller End of Transmission (TxEOT) Interrupt Status This Reset-Upon-Read bit indicates whether or not the Transmit HDLC2 Controller End of Transmission (TxEOT) Interrupt has occurred since the last read of this register. Transmit HDLC2 Controller will declare this interrupt when it has completed its transmission of a data link message. For sending large HDLC messages, it is critical to load the next available buffer before this interrupt occurs. 0 = Transmit HDLC2 Controller End of Transmission (TxEOT) interrupt has not occurred since the last read of this register 1 = Transmit HDLC2 Controller End of Transmission (TxEOT) interrupt has occurred since the last read of this register





TABLE 146: DATA LINK STATUS REGISTER 2 (DLSR2)

Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION
3	RxEOT	RUR/ WC	0	Receive HDLC2 Controller End of Reception (RxEOT) Interrupt Status This Reset-Upon-Read bit indicates whether or not the Receive HDLC2 Controller End of Reception (RxEOT) Interrupt has occurred since the last read of this register. Receive HDLC2 Controller will declare this interrupt once it has completely received a full data link message, or once the buffer is full. 0 = Receive HDLC2 Controller End of Reception (RxEOT) interrupt has not occurred since the last read of this register 1 = Receive HDLC2 Controller End of Reception (RxEOT) Interrupt has occurred since the last read of this register
2	FCS Error	RUR/ WC	O O O O O O O O O O O O O O O O O O O	FCS Error Interrupt Status This Reset-Upon-Read bit indicates whether or not the FCS Error Interrupt has occurred since the last read of this register. Receive HDLC2 Controller will declare this interrupt when it has detected the FCS error in the most recently received data link message. 0 = FCS Error interrupt has not occurred since the last read of this register FCS Error interrupt has occurred since the last read of this register
1	Rx ABORT	RUR/ WC	3) 10	Receipt of Abort Sequence Interrupt Status This Reset-Upon-Read bit indicates whether or not the Receipt of Abort Sequence interrupt has occurred since last read of this register. Receive HDLC2 Controller will declare this interrupt if it detects the Abort Sequence (i.e. a string of seven (7) consecutive 1's) in the incoming data link channel. 0 = Receipt of Abort Sequence interrupt has not occurred since last read of this register 1 = Receipt of Abort Sequence interrupt has occurred since last read of this register
0	RxIDLE	RUR/ WC	0	Receipt of Idle Sequence Interrupt Status This Reset-Upon-Read bit indicates whether or not the Receipt of Idle Sequence interrupt has occurred since the last read of this register. The Receive HDLC2 Controller will declare this interrupt if it detects the flag sequence octet (0x7E) in the incoming data link channel. If RxIDLE "AND" RxEOT occur together, then the entire HDLC message has been received. 0 = Receipt of Idle Sequence interrupt has not occurred since last read of this register 1 = Receipt of Idle Sequence interrupt has occurred since last read of this register.

REV. 1.0.0

TABLE 147: DATA LINK INTERRUPT ENABLE REGISTER 2 (DLIER2)

Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION
7	Reserved	-	-	Reserved
6	TXSOT ENB	R/W	0	Transmit HDLC2 Controller Start of Transmission (TxSOT) Interrupt Enable This bit enables or disables the "Transmit HDLC2 Controller Start of Transmission (TxSOT) "Interrupt within the XRT86VX38A device. Once this interrupt is enabled, the Transmit HDLC2 Controller will generate an interrupt when it has started to transmit a data link message. 0 = Disables the Transmit HDLC2 Controller Start of Transmission (TxSOT) interrupt. 1 = Enables the Transmit HDLC2 Controller Start of Transmission (TxSOT) interrupt.
5	RXSOT ENB	RWO	o Vuctor of or	Receive HDLC2 Controller Start of Reception (RxSOT) Interrupt Enable This bit enables or disables the "Receive HDLC2 Controller Start of Reception (RxSOT) "Interrupt within the XRT86VX38A device. Once this interrupt is enabled, the Receive HDLC2 Controller will generate an interrupt when it has started to receive a data link message. 0 = Disables the Receive HDLC2 Controller Start of Reception (RxSOT) interrupt. 1 = Enables the Receive HDLC2 Controller Start of Reception (RxSOT) interrupt.
4	TxEOT ENB	R/W	0 6	Transmit HDLC2 Controller End of Transmission (TxEOT) Interrupt Enable This bit enables or disables the "Transmit HDLC2 Controller End of Transmission (TxEOT) "Interrupt within the XRT86VX38A device. Once this interrupt is enabled, the Transmit HDLC2 Controller will generate an interrupt when it has finished transmitting a data link message. 0 = Disables the Transmit HDLC2 Controller End of Transmission (TxEOT) interrupt. 1 = Enables the Transmit HDLC2 Controller End of Transmission (TxEOT) interrupt.
3	RxEOT ENB	R/W	0	Receive HDLC2 Controller End of Reception (RxEOT) Interrupt Enable This bit enables or disables the "Receive HDLC2 Controller End of Reception (RxEOT) "Interrupt within the XRT86VX38A device. Once this interrupt is enabled, the Receive HDLC2 Controller will generate an interrupt when it has finished receiving a complete data link message. 0 = Disables the Receive HDLC2 Controller End of Reception (RxEOT) interrupt. 1 = Enables the Receive HDLC2 Controller End of Reception (RxEOT) interrupt.





RFV 1.0.0

TABLE 147: DATA LINK INTERRUPT ENABLE REGISTER 2 (DLIER2)

HEX ADDRESS: 0xNB17

Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION
2	FCS ERR ENB	R/W	0	FCS Error Interrupt Enable This bit enables or disables the "Received FCS Error "Interrupt within the XRT86VX38A device. Once this interrupt is enabled, the Receive HDLC2 Controller will generate an interrupt when it has detected the FCS error within the incoming data link message. 0 = Disables the "Receive FCS Error" interrupt. 1 = Enables the "Receive FCS Error" interrupt.
1	RXABORT ENB	R/W	0	Receipt of Abort Sequence Interrupt Enable This bit enables or disables the "Receipt of Abort Sequence"Interrupt within the XRT86VX38A device. Once this interrupt is enabled, the Receive HDLC2 Controller will generate an interrupt when it has detected the Abort Sequence (i.e. a string of seven (7) consecutive 1's) within the incoming data link channel. 0 = Disables the "Receipt of Abort Sequence" interrupt. 1 = Enables the "Receipt of Abort Sequence" interrupt.
0	RXIDLE ENB	RWO	Nay no	Receipt of Idle Sequence Interrupt Enable This bit enables or disables the "Receipt of Idle Sequence"Interrupt within the XRT86VX38A device. Once this interrupt is enabled, the Receive HDLC2 Controller will generate an interrupt when it has detected the Idle Sequence Octet (i.e. 0x7E) within the incoming data link channel. 0 = Disables the "Receipt of Idle Sequence" interrupt. 1 = Enables the "Receipt of Idle Sequence" interrupt.

TABLE 148: SS7 STATUS REGISTER FOR LAPD2 (SS7SR2) HEX ADDRESS: 0xNB18

Віт	FUNCTION	TYPE	DEFAULT	Description-Operation
7-6	Reserved		00	Op Up In
5	SS7TxSOT1	RUR/ WC		TxSOT for FISU/LSSU
4	SS7RxSOT1	RUR/ WC		RxSOT to be used in SS7 mode
3	SS7TxEOT1	RUR/ WC		TxEOT for FISU/LSSU
2	SS7RxEOT1	RUR/ WC		RxEOT to be used in SS7 mode

8-CHANNEL T1/E1/J1 FRAMER/LIU COMBO - T1 REGISTER DESCRIPTION

TABLE 148: SS7 STATUS REGISTER FOR LAPD2 (SS7SR2) HEX ADDRESS: 0xNB18

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
1	SS7_Fail_INT_STAT1	RUR/ WC	0	SS7 Failure Interrupt Status for SS7 Controllers This bit indicates whether or not, an SS7 failure interrupt occurred since the last read to this register. An SS7 failure interrupt is generated whenever the receive CRC counter reaches the specified CrC threshold. The error threshold can be set to 32 or 64 consecutive SS7 frames with corrupted CRC bytes. 0 = SS7 failure interrupt has not occurred since the last reg read. 1 = SS7 failure interrupt has occurred since the last reg read.
0	SS7_INT_STAT1	RUR/ WC	O VUCK	SS7 Interrupt Status for HDLC controllers. This reset upon read bit field indicates whether or not the "SS7" interrupt has occurred since the last read of this register. If the Interrupt is enabled, then the receive T1 Framerblock will generate an interrupt when the receive LAPD message is more than 276 bytes in length. 0= indicates that the "SS7" interrupt has not occurred since the last read of this register. 1 = indicates that the "SS7" interrupt has occurred since the last read of this register.

Note: For a description/example of the SS7 Controller functionality, please refer to application note TAN-210.

TABLE 149: SS7 ENABLE REGISTER FOR LAPD2 (SS7ER2) HEX ADDRESS: 0xNB19

			10.	
Віт	Function	TYPE	DEFAULT	DESCRIPTION-OPERATION
7-6	Reserved		00	bo. ho.
5	SS7TxSOT1_ENB	R/W		TxSOT Enable for FISU/LSSU
4	SS7RxSOT1_ENB	R/W		RxSOT Enable to be used in SS7 mode
3	SS7TxEOT1_ENB	R/W		TxEOT Enable for FISU/LSSU
2	SS7RxEOT1_ENB	R/W		RxEOT Enable to be used in SS7 mode
1	SS7_Fail_INT_ENB1	R/W	0	SS7 Failure Interrupt Enable for SS7 Controller This bit enables the SS7 failure interrupt. A SS7 failure interrupt is generated whenever the receive CRC counter reaches the specified CRC error threshold. The error threshold can be set to 32 or 64 consecutive SS7 frames with corrupted CRC bytes. 0 = SS7 failure interrupt is disabled 1 = SS7 failure interrupt is enabled
0	SS7_INT_ENB1	R/W	0	SS7 Interrupt Enable for HDLC controller. This bit field enables the "SS7" interrupt. If the Interrupt is enabled, then the receive T1 Framerblock will generate an interrupt when the receive LAPD message is more than 276 bytes in length. 0= indicates that the "SS7" interrupt is disabled. 1 = indicates that the "SS7" interrupt enabled and will be generated when the above conditions are met.

Note: For a description/example of the SS7 Controller functionality, please refer to application note TAN-210.



TABLE 150: RECEIVE LOOPBACK CODE 2 INTERRUPT AND STATUS REGISTER (RLCISR2) HEX ADDRESS: 0xNB1A

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7-4	-	-	-	Reserved (For E1 mode only)
3	RXASTAT	RO	0	Receive Loopback Activation Code State This READ ONLY bit indicates whether or not the Receive T1 Framer Block is currently detecting the Receive Loopback Activation Code, as specified in the Receive Loopback Activation Code Register (RLACR) if Receive Loopback Activation Code Detection is enabled. 0 = Indicates that the Receive T1 Framer Block is NOT currently detecting the Receive Loopback Activation Code. 1 = Indicates that the Receive T1 Framer Block is currently detecting the Receive Loopback Activation Code.
2	RXDSTAT	RO	Sheet and m	Receive Loopback Deactivation Code State This READ ONLY bit indicates whether or not the Receive T1 Framer Block is currently detecting the Receive Loopback Deactivation Code, as specified in the Receive Loopback Deactivation Code Register (RLDCR) if Receive Loopback Deactivation Code Detection is enabled. 0 = Indicates that the Receive T1 Framer Block is NOT currently detecting the Receive Loopback Deactivation Code. 1 = Indicates that the Receive T1 Framer Block is currently detecting the Receive Loopback Deactivation Code.
1	RXAINT	RUR/ WC	0	 Change in Receive Loopback Activation Code interrupt Status This Reset-Upon-Read bit field indicates whether or not the "Change in Receive Loopback Activation Code" interrupt has occurred since the last read of this register. If this interrupt is enabled, then the Receive T1 Framer block will generate an interrupt in response to either one of the following conditions. 1. Whenever the Receive T1 Framer block detects the Receive Loopback Activation Code. 2. Whenever the Receive T1 Framer block no longer detects the Receive Loopback Activation Code. 0 = Indicates that the "Change in Receive Loopback Activation Code" interrupt has not occurred since the last read of this register 1 = Indicates that the "Change in Receive Loopback Activation Code" interrupt has occurred since the last read of this register
0	RXDINT	RUR/ WC	0	 Change in Receive Loopback Deactivation Code interrupt Status This Reset-Upon-Read bit field indicates whether or not the "Change in Receive Loopback Deactivation Code" interrupt has occurred since the last read of this register. If this interrupt is enabled, then the Receive T1 Framer block will generate an interrupt in response to either one of the following conditions. Whenever the Receive T1 Framer block detects the Receive Loopback Deactivation Code. Whenever the Receive T1 Framer block no longer detects the Receive Loopback Deactivation Code. Indicates that the "Change in Receive Loopback Deactivation Code" interrupt has not occurred since the last read of this register Indicates that the "Change in Receive Loopback Deactivation Code" interrupt has occurred since the last read of this register

TABLE 151: RECEIVE LOOPBACK CODE 2 INTERRUPT ENABLE REGISTER (RLCIER2)

Віт	Function	TYPE	DEFAULT	DESCRIPTION-OPERATION
7-2	Reserved	-	-	Reserved
1	RXAENB	R/W	0	Receive Loopback Activation Code Interrupt Enable
				This bit enables or disables the "Change in Receive Loopback Activation Code" interrupt within the T1 Receive Framer.
				If this interrupt is enabled, then the Receive T1 Framer block will generate an interrupt in response to either one of the following
				conditions.
				 Whenever the Receive T1 Framer block detects the Receive Loopback Activation Code.
	0, 1	50		Whenever the Receive T1 Framer block no longer detects the Receive Loopback Activation Code.
	O'a ta	Dro		0 - Disables the "Change in Receive Loopback Activation Code" interrupt within the T1 Receive Framer.
	· ·	700	Oly Cx	1 - Enables the "Change in Receive Loopback Activation Code" interrupt within the T1 Receive Framer.
0	RXDENB 💍	R/W	0	Receive Loopback Deactivation Code Interrupt Enable
		10	10	This bit enables or disables the "Change in Receive Loopback Deactivation Code" interrupt within the T1 Receive Framer.
		G	40/	If this interrupt is enabled, then the Receive T1 Framer block will generate an interrupt in response to either one of the following
			20.	conditions.
			6	Whenever the Receive T1 Framer block detects the Receive Loopback Deactivation Code.
				2. Whenever the Receive T1 Framer block no longer detects the Receive Loopback Deactivation Code.
				0 - Disables the "Change in Receive Loopback Deactivation Code" interrupt within the T1 Receive Framer.
				1 - Enables the "Change in Receive Loopback Deactivation Code" interrupt within the T1 Receive Framer.



TABLE 152: RECEIVE LOOPBACK CODE 3 INTERRUPT AND STATUS REGISTER (RLCISR3) HEX ADDRESS: 0xNB1C

Віт	FUNCTION	TYPE	DEFAULT	Description-Operation
7-4	-	-	-	Reserved (For E1 mode only)
3	RXASTAT	RO	0	Receive Loopback Activation Code State This READ ONLY bit indicates whether or not the Receive T1 Framer Block is currently detecting the Receive Loopback Activation Code, as specified in the Receive Loopback Activation Code Register (RLACR) if Receive Loopback Activation Code Detection is enabled. 0 = Indicates that the Receive T1 Framer Block is NOT currently detecting the Receive Loopback Activation Code. 1 = Indicates that the Receive T1 Framer Block is currently detecting the Receive Loopback Activation Code.
2	RXDSTAT	RO	op or sheet	Receive Loopback Deactivation Code State This READ ONLY bit indicates whether or not the Receive T1 Framer Block is currently detecting the Receive Loopback Deactivation Code, as specified in the Receive Loopback Deactivation Code Register (RLDCR) if Receive Loopback Deactivation Code Detection is enabled. 0 = Indicates that the Receive T1 Framer Block is NOT currently detecting the Receive Loopback Deactivation Code. 1 = Indicates that the Receive T1 Framer Block is currently detecting the Receive Loopback Deactivation Code.
1	RXAINT	RUR/ WC	0	 Change in Receive Loopback Activation Code interrupt Status This Reset-Upon-Read bit field indicates whether or not the "Change in Receive Loopback Activation Code" interrupt has occurred since the last read of this register. If this interrupt is enabled, then the Receive T1 Framer block will generate an interrupt in response to either one of the following conditions. 1. Whenever the Receive T1 Framer block detects the Receive Loopback Activation Code. 2. Whenever the Receive T1 Framer block no longer detects the Receive Loopback Activation Code. 0 = Indicates that the "Change in Receive Loopback Activation Code" interrupt has not occurred since the last read of this register 1 = Indicates that the "Change in Receive Loopback Activation Code" interrupt has occurred since the last read of this register
0	RXDINT	RUR/ WC	0	 Change in Receive Loopback Deactivation Code interrupt Status This Reset-Upon-Read bit field indicates whether or not the "Change in Receive Loopback Deactivation Code" interrupt has occurred since the last read of this register. If this interrupt is enabled, then the Receive T1 Framer block will generate an interrupt in response to either one of the following conditions. 1. Whenever the Receive T1 Framer block detects the Receive Loopback Deactivation Code. 2. Whenever the Receive T1 Framer block no longer detects the Receive Loopback Deactivation Code. 0 = Indicates that the "Change in Receive Loopback Deactivation Code" interrupt has not occurred since the last read of this register 1 = Indicates that the "Change in Receive Loopback Deactivation Code" interrupt has occurred since the last read of this register

TABLE 153: RECEIVE LOOPBACK CODE 3 INTERRUPT ENABLE REGISTER (RLCIER3) HEX ADDRESS: 0xNB1D

Віт	Function	ТҮРЕ	DEFAULT	DESCRIPTION-OPERATION
7-2	Reserved	-	-	Reserved
1	RXAENB RXDENB	R/W	O O	Receive Loopback Activation Code Interrupt Enable This bit enables or disables the "Change in Receive Loopback Activation Code" interrupt within the T1 Receive Framer. If this interrupt is enabled, then the Receive T1 Framer block will generate an interrupt in response to either one of the following conditions. 1. Whenever the Receive T1 Framer block detects the Receive Loopback Activation Code. 2. Whenever the Receive T1 Framer block no longer detects the Receive Loopback Activation Code. 0 - Disables the "Change in Receive Loopback Activation Code" interrupt within the T1 Receive Framer. 1 - Enables the "Change in Receive Loopback Activation Code" interrupt within the T1 Receive Framer.
0	RXDENB	R/W	re hold	Receive Loopback Deactivation Code Interrupt Enable This bit enables or disables the "Change in Receive Loopback Deactivation Code" interrupt within the T1 Receive Framer. If this interrupt is enabled, then the Receive T1 Framer block will generate an interrupt in response to either one of the following conditions. 1. Whenever the Receive T1 Framer block detects the Receive Loopback Deactivation Code. 2. Whenever the Receive T1 Framer block no longer detects the Receive Loopback Deactivation Code. 0 - Disables the "Change in Receive Loopback Deactivation Code" interrupt within the T1 Receive Framer. 1 - Enables the "Change in Receive Loopback Deactivation Code" interrupt within the T1 Receive Framer.



TABLE 154: RECEIVE LOOPBACK CODE 4 INTERRUPT AND STATUS REGISTER (RLCISR4) HEX ADDRESS: 0xNB1E

Віт	Function	TYPE	DEFAULT	DESCRIPTION-OPERATION
7-4	-	-	-	Reserved (For E1 mode only)
3	RXASTAT	RO	0	Receive Loopback Activation Code State This READ ONLY bit indicates whether or not the Receive T1 Framer Block is currently detecting the Receive Loopback Activation Code, as specified in the Receive Loopback Activation Code Register (RLACR) if Receive Loopback Activation Code Detection is enabled. 0 = Indicates that the Receive T1 Framer Block is NOT currently detecting the Receive Loopback Activation Code. 1 = Indicates that the Receive T1 Framer Block is currently detecting the
2	RXDSTAT	RODA	The property of the shape of th	Receive Loopback Activation Code. Receive Loopback Deactivation Code State This READ ONLY bit indicates whether or not the Receive T1 Framer Block is currently detecting the Receive Loopback Deactivation Code, as specified in the Receive Loopback Deactivation Code Register (RLDCR) if Receive Loopback Deactivation Code Detection is enabled. 0 = Indicates that the Receive T1 Framer Block is NOT currently detecting the Receive Loopback Deactivation Code. 1 = Indicates that the Receive T1 Framer Block is currently detecting the Receive Loopback Deactivation Code.
1	RXAINT	RUR/ WC	0	Change in Receive Loopback Activation Code interrupt Status This Reset-Upon-Read bit field indicates whether or not the "Change in Receive Loopback Activation Code" interrupt has occurred since the last read of this register. If this interrupt is enabled, then the Receive T1 Framer block will generate an interrupt in response to either one of the following conditions. 1. Whenever the Receive T1 Framer block detects the Receive Loopback Activation Code. 2. Whenever the Receive T1 Framer block no longer detects the Receive Loopback Activation Code. 0 = Indicates that the "Change in Receive Loopback Activation Code" interrupt has not occurred since the last read of this register 1 = Indicates that the "Change in Receive Loopback Activation Code" interrupt has occurred since the last read of this register
0	RXDINT	RUR/ WC	0	Change in Receive Loopback Deactivation Code interrupt Status This Reset-Upon-Read bit field indicates whether or not the "Change in Receive Loopback Deactivation Code" interrupt has occurred since the last read of this register. If this interrupt is enabled, then the Receive T1 Framer block will generate an interrupt in response to either one of the following conditions. 1. Whenever the Receive T1 Framer block detects the Receive Loopback Deactivation Code. 2. Whenever the Receive T1 Framer block no longer detects the Receive Loopback Deactivation Code. 0 = Indicates that the "Change in Receive Loopback Deactivation Code" interrupt has not occurred since the last read of this register 1 = Indicates that the "Change in Receive Loopback Deactivation Code" interrupt has occurred since the last read of this register

TABLE 155: RECEIVE LOOPBACK CODE 4 INTERRUPT ENABLE REGISTER (RLCIER4)

Віт	Function	TYPE	DEFAULT	DESCRIPTION-OPERATION
7-2	Reserved	-	-	Reserved
1	RXAENB	R/W	0	Receive Loopback Activation Code Interrupt Enable This bit enables or disables the "Change in Receive Loopback Activation Code" interrupt within the T1 Receive Framer. If this interrupt is enabled, then the Receive T1 Framer block will generate an interrupt in response to either one of the following conditions. 1. Whenever the Receive T1 Framer block detects the Receive Loopback Activation Code. 2. Whenever the Receive T1 Framer block no longer detects the Receive Loopback Activation Code. 0 - Disables the "Change in Receive Loopback Activation Code" interrupt within the T1 Receive Framer. 1 - Enables the "Change in Receive Loopback Activation Code"
0	RXDENB	R/W	ronor be	Interrupt within the T1 Receive Framer. Receive Loopback Deactivation Code Interrupt Enable This bit enables or disables the "Change in Receive Loopback Deactivation Code" interrupt within the T1 Receive Framer. If this interrupt is enabled, then the Receive T1 Framer block will generate an interrupt in response to either one of the following conditions. 1. Whenever the Receive T1 Framer block detects the Receive Loopback Deactivation Code. 2. Whenever the Receive T1 Framer block no longer detects the Receive Loopback Deactivation Code. 0 - Disables the "Change in Receive Loopback Deactivation Code" interrupt within the T1 Receive Framer. 1 - Enables the "Change in Receive Loopback Deactivation Code" interrupt within the T1 Receive Framer.



TABLE 156: RECEIVE LOOPBACK CODE 5 INTERRUPT AND STATUS REGISTER (RLCISR5) HEX ADDRESS: 0xNB20

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7-4	-	-	-	Reserved (For E1 mode only)
3	RXASTAT	RO	0	Receive Loopback Activation Code State This READ ONLY bit indicates whether or not the Receive T1 Framer Block is currently detecting the Receive Loopback Activation Code, as specified in the Receive Loopback Activation Code Register (RLACR) if Receive Loopback Activation Code Detection is enabled. 0 = Indicates that the Receive T1 Framer Block is NOT currently detecting the Receive Loopback Activation Code. 1 = Indicates that the Receive T1 Framer Block is currently detecting the Receive Loopback Activation Code.
2	RXDSTAT	RO	op or sheet	Receive Loopback Deactivation Code State This READ ONLY bit indicates whether or not the Receive T1 Framer Block is currently detecting the Receive Loopback Deactivation Code, as specified in the Receive Loopback Deactivation Code Register (RLDCR) if Receive Loopback Deactivation Code Detection is enabled. 0 = Indicates that the Receive T1 Framer Block is NOT currently detecting the Receive Loopback Deactivation Code. 1 = Indicates that the Receive T1 Framer Block is currently detecting the Receive Loopback Deactivation Code.
1	RXAINT	RUR/ WC	0	 Change in Receive Loopback Activation Code interrupt Status This Reset-Upon-Read bit field indicates whether or not the "Change in Receive Loopback Activation Code" interrupt has occurred since the last read of this register. If this interrupt is enabled, then the Receive T1 Framer block will generate an interrupt in response to either one of the following conditions. 1. Whenever the Receive T1 Framer block detects the Receive Loopback Activation Code. 2. Whenever the Receive T1 Framer block no longer detects the Receive Loopback Activation Code. 0 = Indicates that the "Change in Receive Loopback Activation Code" interrupt has not occurred since the last read of this register 1 = Indicates that the "Change in Receive Loopback Activation Code" interrupt has occurred since the last read of this register
0	RXDINT	RUR/ WC	0	 Change in Receive Loopback Deactivation Code interrupt Status This Reset-Upon-Read bit field indicates whether or not the "Change in Receive Loopback Deactivation Code" interrupt has occurred since the last read of this register. If this interrupt is enabled, then the Receive T1 Framer block will generate an interrupt in response to either one of the following conditions. Whenever the Receive T1 Framer block detects the Receive Loopback Deactivation Code. Whenever the Receive T1 Framer block no longer detects the Receive Loopback Deactivation Code. Indicates that the "Change in Receive Loopback Deactivation Code" interrupt has not occurred since the last read of this register Indicates that the "Change in Receive Loopback Deactivation Code" interrupt has occurred since the last read of this register

TABLE 157: RECEIVE LOOPBACK CODE 5 INTERRUPT ENABLE REGISTER (RLCIER5) **HEX ADDRESS: 0xNB21**

Віт	Function	TYPE	DEFAULT	DESCRIPTION-OPERATION
7-2	Reserved	-	-	Reserved
1	RXAENB	R/W	0	Receive Loopback Activation Code Interrupt Enable This bit enables or disables the "Change in Receive Loopback Activation Code" interrupt within the T1 Receive Framer. If this interrupt is enabled, then the Receive T1 Framer block will generate an interrupt in response to either one of the following
	>			Conditions. Whenever the Receive T1 Framer block detects the Receive Loopback Activation Code. Whenever the Receive T4 Framer block detects the Receive Loopback Activation Code.
	95.	0		2. Whenever the Receive T1 Framer block no longer detects the Receive Loopback Activation Code.0 - Disables the "Change in Receive Loopback Activation Code"
	O'A TA	hero	940.	interrupt within the T1 Receive Framer. 1 - Enables the "Change in Receive Loopback Activation Code" interrupt within the T1 Receive Framer.
0	RXDENB	R/W	re no lo	Receive Loopback Deactivation Code Interrupt Enable This bit enables or disables the "Change in Receive Loopback Deactivation Code" interrupt within the T1 Receive Framer. If this interrupt is enabled, then the Receive T1 Framer block will generate an interrupt in response to either one of the following conditions. 1. Whenever the Receive T1 Framer block detects the Receive Loopback Deactivation Code. 2. Whenever the Receive T1 Framer block no longer detects the Receive Loopback Deactivation Code. 0 - Disables the "Change in Receive Loopback Deactivation Code" interrupt within the T1 Receive Framer. 1 - Enables the "Change in Receive Loopback Deactivation Code" interrupt within the T1 Receive Framer.



TABLE 158: RECEIVE LOOPBACK CODE 6 INTERRUPT AND STATUS REGISTER (RLCISR6) HEX ADDRESS: 0xNB22

Віт	Function	TYPE	DEFAULT	Description-Operation
7-4	-	-	-	Reserved (For E1 mode only)
3	RXASTAT	RO	0	Receive Loopback Activation Code State This READ ONLY bit indicates whether or not the Receive T1 Framer Block is currently detecting the Receive Loopback Activation Code, as specified in the Receive Loopback Activation Code Register (RLACR) if Receive Loopback Activation Code Detection is enabled. 0 = Indicates that the Receive T1 Framer Block is NOT currently detecting the Receive Loopback Activation Code. 1 = Indicates that the Receive T1 Framer Block is currently detecting the Receive Loopback Activation Code.
2	RXDSTAT	RO	Sheet and m	Receive Loopback Deactivation Code State This READ ONLY bit indicates whether or not the Receive T1 Framer Block is currently detecting the Receive Loopback Deactivation Code, as specified in the Receive Loopback Deactivation Code Register (RLDCR) if Receive Loopback Deactivation Code Detection is enabled. 0 = Indicates that the Receive T1 Framer Block is NOT currently detecting the Receive Loopback Deactivation Code. 1 = Indicates that the Receive T1 Framer Block is currently detecting the Receive Loopback Deactivation Code.
1	RXAINT	RUR/ WC	0	 Change in Receive Loopback Activation Code interrupt Status This Reset-Upon-Read bit field indicates whether or not the "Change in Receive Loopback Activation Code" interrupt has occurred since the last read of this register. If this interrupt is enabled, then the Receive T1 Framer block will generate an interrupt in response to either one of the following conditions. 1. Whenever the Receive T1 Framer block detects the Receive Loopback Activation Code. 2. Whenever the Receive T1 Framer block no longer detects the Receive Loopback Activation Code. 0 = Indicates that the "Change in Receive Loopback Activation Code" interrupt has not occurred since the last read of this register 1 = Indicates that the "Change in Receive Loopback Activation Code" interrupt has occurred since the last read of this register
0	RXDINT	RUR/ WC	0	 Change in Receive Loopback Deactivation Code interrupt Status This Reset-Upon-Read bit field indicates whether or not the "Change in Receive Loopback Deactivation Code" interrupt has occurred since the last read of this register. If this interrupt is enabled, then the Receive T1 Framer block will generate an interrupt in response to either one of the following conditions. Whenever the Receive T1 Framer block detects the Receive Loopback Deactivation Code. Whenever the Receive T1 Framer block no longer detects the Receive Loopback Deactivation Code. Indicates that the "Change in Receive Loopback Deactivation Code" interrupt has not occurred since the last read of this register Indicates that the "Change in Receive Loopback Deactivation Code" interrupt has occurred since the last read of this register



TABLE 159: RECEIVE LOOPBACK CODE 6 INTERRUPT ENABLE REGISTER (RLCIER6)

Віт	Function	TYPE	DEFAULT	DESCRIPTION-OPERATION
7-2	Reserved	-	-	Reserved
1	RXAENB	R/W	0	Receive Loopback Activation Code Interrupt Enable
				This bit enables or disables the "Change in Receive Loopback Activation Code" interrupt within the T1 Receive Framer.
				If this interrupt is enabled, then the Receive T1 Framer block will generate an interrupt in response to either one of the following conditions.
				 Whenever the Receive T1 Framer block detects the Receive Loopback Activation Code.
	O'ATA	50		Whenever the Receive T1 Framer block no longer detects the Receive Loopback Activation Code.
	O'A	Dro		0 - Disables the "Change in Receive Loopback Activation Code" interrupt within the T1 Receive Framer.
	0	700-	OLC #	Enables the "Change in Receive Loopback Activation Code" interrupt within the T1 Receive Framer.
0	RXDENB 🗳	R/W	0	Receive Loopback Deactivation Code Interrupt Enable
		101	6	This bit enables or disables the "Change in Receive Loopback Deactivation Code" interrupt within the T1 Receive Framer.
		1	20	If this interrupt is enabled, then the Receive T1 Framer block will
			100	generate an interrupt in response to either one of the following conditions.
			6	Whenever the Receive T1 Framer block detects the Receive Loopback Deactivation Code.
				Whenever the Receive T1 Framer block no longer detects the Receive Loopback Deactivation Code.
				0 - Disables the "Change in Receive Loopback Deactivation Code" interrupt within the T1 Receive Framer.
				1 - Enables the "Change in Receive Loopback Deactivation Code" interrupt within the T1 Receive Framer.
				S) City his
				Cor



TABLE 160: RECEIVE LOOPBACK CODE 7 INTERRUPT AND STATUS REGISTER (RLCISR7) HEX ADDRESS: 0xNB24

Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION
7-4	-	-	-	Reserved (For E1 mode only)
3	RXASTAT	RO	0	Receive Loopback Activation Code State This READ ONLY bit indicates whether or not the Receive T1 Framer Block is currently detecting the Receive Loopback Activation Code, as specified in the Receive Loopback Activation Code Register (RLACR) if Receive Loopback Activation Code Detection is enabled. 0 = Indicates that the Receive T1 Framer Block is NOT currently detecting the Receive Loopback Activation Code. 1 = Indicates that the Receive T1 Framer Block is currently detecting the Receive Loopback Activation Code.
2	RXDSTAT	RO	Sheet	Receive Loopback Deactivation Code State This READ ONLY bit indicates whether or not the Receive T1 Framer Block is currently detecting the Receive Loopback Deactivation Code, as specified in the Receive Loopback Deactivation Code Register (RLDCR) if Receive Loopback Deactivation Code Detection is enabled. 0 = Indicates that the Receive T1 Framer Block is NOT currently detecting the Receive Loopback Deactivation Code. 1 = Indicates that the Receive T1 Framer Block is currently detecting the Receive Loopback Deactivation Code.
1	RXAINT	RUR/ WC	0	Change in Receive Loopback Activation Code interrupt Status This Reset-Upon-Read bit field indicates whether or not the "Change in Receive Loopback Activation Code" interrupt has occurred since the last read of this register. If this interrupt is enabled, then the Receive T1 Framer block will generate an interrupt in response to either one of the following conditions. 1. Whenever the Receive T1 Framer block detects the Receive Loopback Activation Code. 2. Whenever the Receive T1 Framer block no longer detects the Receive Loopback Activation Code. 0 = Indicates that the "Change in Receive Loopback Activation Code" interrupt has not occurred since the last read of this register 1 = Indicates that the "Change in Receive Loopback Activation Code" interrupt has occurred since the last read of this register
0	RXDINT	RUR/ WC	0	 Change in Receive Loopback Deactivation Code interrupt Status This Reset-Upon-Read bit field indicates whether or not the "Change in Receive Loopback Deactivation Code" interrupt has occurred since the last read of this register. If this interrupt is enabled, then the Receive T1 Framer block will generate an interrupt in response to either one of the following conditions. Whenever the Receive T1 Framer block detects the Receive Loopback Deactivation Code. Whenever the Receive T1 Framer block no longer detects the Receive Loopback Deactivation Code. Indicates that the "Change in Receive Loopback Deactivation Code" interrupt has not occurred since the last read of this register Indicates that the "Change in Receive Loopback Deactivation Code" interrupt has occurred since the last read of this register

TABLE 161: RECEIVE LOOPBACK CODE 7 INTERRUPT ENABLE REGISTER (RLCIER7)

Віт	Function	TYPE	DEFAULT	DESCRIPTION-OPERATION
7-2	Reserved	-	-	Reserved
1	RXAENB	R/W	0	Receive Loopback Activation Code Interrupt Enable This bit enables or disables the "Change in Receive Loopback Activation Code" interrupt within the T1 Receive Framer.
				If this interrupt is enabled, then the Receive T1 Framer block will generate an interrupt in response to either one of the following conditions.
				Whenever the Receive T1 Framer block detects the Receive Loopback Activation Code.
	0, 7	50		Whenever the Receive T1 Framer block no longer detects the Receive Loopback Activation Code.
	O Para	Dro		0 - Disables the "Change in Receive Loopback Activation Code" interrupt within the T1 Receive Framer.
	0	700-	Oly Cx	Enables the "Change in Receive Loopback Activation Code" interrupt within the T1 Receive Framer.
0	RXDENB	R/W	V norbe	Receive Loopback Deactivation Code Interrupt Enable This bit enables or disables the "Change in Receive Loopback Deactivation Code" interrupt within the T1 Receive Framer. If this interrupt is enabled, then the Receive T1 Framer block will generate an interrupt in response to either one of the following conditions. 1. Whenever the Receive T1 Framer block detects the Receive Loopback Deactivation Code.
				2. Whenever the Receive T1 Framer block no longer detects the Receive Loopback Deactivation Code.
				0 - Disables the "Change in Receive Loopback Deactivation Code" interrupt within the T1 Receive Framer.
				1 - Enables the "Change in Receive Loopback Deactivation Code" interrupt within the T1 Receive Framer.



TABLE 162: DATA LINK STATUS REGISTER 3 (DLSR3)

HEX ADDRESS: 0xNB26

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7	MSG TYPE	RUR/ WC	0	HDLC3 Message Type Identifier This READ ONLY bit indicates the type of data link message received by Receive HDLC 3 Controller. Two types of data link messages are supported within the XRT86VX38A device: Message Oriented Signaling (MOS) or Bit-Oriented Signalling (BOS). 0 = Indicates Bit-Oriented Signaling (BOS) type data link message is received 1 = Indicates Message Oriented Signaling (MOS) type data link message is received
6	TxSOT	RUR/ WOS	o produce a real of the same o	Transmit HDLC3 Controller Start of Transmission (TxSOT) Interrupt Status This Reset-Upon-Read bit indicates whether or not the "Transmit HDLC3 Controller Start of Transmission (TxSOT) "Interrupt has occurred since the last read of this register. Transmit HDLC3 Controller will declare this interrupt when it has started to transmit a data link message. For sending large HDLC messages, start loading the next available buffer once this interrupt is detected. 0 = Transmit HDLC3 Controller Start of Transmission (TxSOT) interrupt has not occurred since the last read of this register 1 = Transmit HDLC3 Controller Start of Transmission interrupt (TxSOT) has occurred since the last read of this register.
5	RxSOT	RUR/ WC	0	Receive HDLC3 Controller Start of Reception (RxSOT) Interrupt Status This Reset-Upon Read bit indicates whether or not the Receive HDLC3 Controller Start of Reception (RxSOT) interrupt has occurred since the last read of this register. Receive HDLC3 Controller will declare this interrupt when it has started to receive a data link message. 0 = Receive HDLC3 Controller Start of Reception (RxSOT) interrupt has not occurred since the last read of this register 1 = Receive HDLC3 Controller Start of Reception (RxSOT) interrupt has occurred since the last read of this register
4	TxEOT	RUR/ WC	0	Transmit HDLC3 Controller End of Transmission (TxEOT) Interrupt Status This Reset-Upon-Read bit indicates whether or not the Transmit HDLC3 Controller End of Transmission (TxEOT) Interrupt has occurred since the last read of this register. Transmit HDLC3 Controller will declare this interrupt when it has completed its transmission of a data link message. For sending large HDLC messages, it is critical to load the next available buffer before this interrupt occurs. 0 = Transmit HDLC3 Controller End of Transmission (TxEOT) interrupt has not occurred since the last read of this register 1 = Transmit HDLC3 Controller End of Transmission (TxEOT) interrupt has occurred since the last read of this register

8-CHANNEL T1/E1/J1 FRAMER/LIU COMBO - T1 REGISTER DESCRIPTION

TABLE 162: DATA LINK STATUS REGISTER 3 (DLSR3)

Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION
3	RxEOT	RUR/ WC	0	Receive HDLC3 Controller End of Reception (RxEOT) Interrupt Status This Reset-Upon-Read bit indicates whether or not the Receive HDLC3 Controller End of Reception (RxEOT) Interrupt has occurred since the last read of this register. Receive HDLC3 Controller will declare this interrupt once it has completely received a full data link message, or once the buffer is full. 0 = Receive HDLC3 Controller End of Reception (RxEOT) interrupt has not occurred since the last read of this register 1 = Receive HDLC3 Controller End of Reception (RxEOT) Interrupt has
2	FCS Error	RUR/ WC	O O O O O O O O O O O O O O O O O O O	occurred since the last read of this register FCS Error Interrupt Status This Reset-Upon-Read bit indicates whether or not the FCS Error Interrupt has occurred since the last read of this register. Receive HDLC3 Controller will declare this interrupt when it has detected the FCS error in the most recently received data link message. 0 = FCS Error interrupt has not occurred since the last read of this register FCS Error interrupt has occurred since the last read of this register
1	Rx ABORT	RUR/ WC	ay nor	Receipt of Abort Sequence Interrupt Status This Reset-Upon-Read bit indicates whether or not the Receipt of Abort Sequence interrupt has occurred since last read of this register. Receive HDLC3 Controller will declare this interrupt if it detects the Abort Sequence (i.e. a string of seven (7) consecutive 1's) in the incoming data link channel. 0 = Receipt of Abort Sequence interrupt has not occurred since last read of this register 1 = Receipt of Abort Sequence interrupt has occurred since last read of this register
0	RxIDLE	RUR/ WC	0	Receipt of Idle Sequence Interrupt Status This Reset-Upon-Read bit indicates whether or not the Receipt of Idle Sequence interrupt has occurred since the last read of this register. The Receive HDLC3 Controller will declare this interrupt if it detects the flag sequence octet (0x7E) in the incoming data link channel. If RxIDLE "AND" RxEOT occur together, then the entire HDLC message has been received. 0 = Receipt of Idle Sequence interrupt has not occurred since last read of this register 1 = Receipt of Idle Sequence interrupt has occurred since last read of this register.



TABLE 163: DATA LINK INTERRUPT ENABLE REGISTER 3 (DLIER3)

HEX ADDRESS: 0xNB27

Віт	Function	TYPE	DEFAULT	Description-Operation
7	Reserved	-	-	Reserved
6	TXSOT ENB	R/W	0	Transmit HDLC3 Controller Start of Transmission (TxSOT) Interrupt Enable This bit enables or disables the "Transmit HDLC3 Controller Start of Transmission (TxSOT) "Interrupt within the XRT86VX38A device. Once this interrupt is enabled, the Transmit HDLC3 Controller will generate an interrupt when it has started to transmit a data link message. 0 = Disables the Transmit HDLC3 Controller Start of Transmission (TxSOT) interrupt. 1 = Enables the Transmit HDLC3 Controller Start of Transmission (TxSOT) interrupt.
5	RXSOT ENB	RW	nay no	Receive HDLC3 Controller Start of Reception (RxSOT) Interrupt Enable This bit enables or disables the "Receive HDLC3 Controller Start of Reception (RxSOT) "Interrupt within the XRT86VX38A device. Once this interrupt is enabled, the Receive HDLC3 Controller will generate an interrupt when it has started to receive a data link message. 0 = Disables the Receive HDLC3 Controller Start of Reception (RxSOT) interrupt. 1 = Enables the Receive HDLC3 Controller Start of Reception (RxSOT) interrupt.
4	TXEOT ENB	R/W	0	Transmit HDLC3 Controller End of Transmission (TxEOT) Interrupt Enable This bit enables or disables the "Transmit HDLC3 Controller End of Transmission (TxEOT) "Interrupt within the XRT86VX38A device. Once this interrupt is enabled, the Transmit HDLC3 Controller will generate an interrupt when it has finished transmitting a data link message. 0 = Disables the Transmit HDLC3 Controller End of Transmission (TxEOT) interrupt. 1 = Enables the Transmit HDLC3 Controller End of Transmission (TxEOT) interrupt.
3	RXEOT ENB	R/W	0	Receive HDLC3 Controller End of Reception (RxEOT) Interrupt Enable This bit enables or disables the "Receive HDLC3 Controller End of Reception (RxEOT) "Interrupt within the XRT86VX38A device. Once this interrupt is enabled, the Receive HDLC3 Controller will generate an interrupt when it has finished receiving a complete data link message. 0 = Disables the Receive HDLC3 Controller End of Reception (RxEOT) interrupt. 1 = Enables the Receive HDLC3 Controller End of Reception (RxEOT) interrupt.





8-CHANNEL T1/E1/J1 FRAMER/LIU COMBO - T1 REGISTER DESCRIPTION

TABLE 163: DATA LINK INTERRUPT ENABLE REGISTER 3 (DLIER3)

Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION
2	FCS ERR ENB	R/W	0	FCS Error Interrupt Enable This bit enables or disables the "Received FCS Error "Interrupt within the XRT86VX38A device. Once this interrupt is enabled, the Receive HDLC3 Controller will generate an interrupt when it has detected the FCS error within the incoming data link message. 0 = Disables the "Receive FCS Error" interrupt. 1 = Enables the "Receive FCS Error" interrupt.
1	RXABORT ENB	R/W	0	Receipt of Abort Sequence Interrupt Enable This bit enables or disables the "Receipt of Abort Sequence" Interrupt within the XRT86VX38A device. Once this interrupt is enabled, the Receive HDLC3 Controller will generate an interrupt when it has detected the Abort Sequence (i.e. a string of seven (7) consecutive 1's) within the incoming data link channel. 0 = Disables the "Receipt of Abort Sequence" interrupt. 1 = Enables the "Receipt of Abort Sequence" interrupt.
0	RXIDLE ENB	RW	re no	Receipt of Idle Sequence Interrupt Enable This bit enables or disables the "Receipt of Idle Sequence" Interrupt within the XRT86VX38A device. Once this interrupt is enabled, the Receive HDLC3 Controller will generate an interrupt when it has detected the Idle Sequence Octet (i.e. 0x7E) within the incoming data link channel. 0 = Disables the "Receipt of Idle Sequence" interrupt. 1 = Enables the "Receipt of Idle Sequence" interrupt.
				detected the Idle Sequence Octet (i.e. 0x7E) within the incoming data link channel. 0 = Disables the "Receipt of Idle Sequence" interrupt. 1 = Enables the "Receipt of Idle Sequence" interrupt.

TABLE 164: SS7 STATUS REGISTER FOR LAPD3 (SS7SR3) HEX ADDRESS: 0xNB28

Віт	Function	TYPE	DEFAULT	DESCRIPTION-OPERATION	
7-6	Reserved		00		
5	SS7TxSOT1	RUR/ WC		TxSOT for FISU/LSSU	
4	SS7RxSOT1	RUR/ WC		RxSOT to be used in SS7 mode	
3	SS7TxEOT1	RUR/ WC		TxEOT for FISU/LSSU	
2	SS7RxEOT1	RUR/ WC	200	RxEOT to be used in SS7 mode	
1	SS7_Fail_INT_STAT1	RUR/ WC	nay no	SS7 Failure Interrupt Status for SS7 Controllers This bit indicates whether or not, an SS7 failure interrupt occurred since the last read to this register. An SS7 failure interrupt is generated whenever the receive CRC counter reaches the specified CrC threshold. The error threshold can be set to 32 or 64 consecutive SS7 frames with corrupted CRC bytes. 0 = SS7 failure interrupt has not occurred since the last reg read.	
0	SS7_INT_STAT1	RUR/ WC	0	SS7 Interrupt Status for HDLC controllers. This reset upon read bit field indicates whether or not the "SS7" interrupt has occurred since the last read of this register. If the Interrupt is enabled, then the receive T1 Framerblock will generate an interrupt when the receive LAPD message is more than 276 bytes in length. 0= indicates that the "SS7" interrupt has not occurred since the last read of this register. 1 = indicates that the "SS7" interrupt has occurred since the last read of this register.	

Note: For a description/example of the SS7 Controller functionality, please refer to application note TAN-210.

TABLE 165: SS7 ENABLE REGISTER FOR LAPD3 (SS7ER3) HEX ADDRESS: 0xNB29

Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION
7-6	Reserved		00	
5	SS7TxSOT1_ENB	R/W		TxSOT Enable for FISU/LSSU
4	SS7RxSOT1_ENB	R/W		RxSOT Enable to be used in SS7 mode
3	SS7TxEOT1_ENB	R/W		TxEOT Enable for FISU/LSSU
2	SS7RxEOT1_ENB	R/W		RxEOT Enable to be used in SS7 mode

TABLE 165: SS7 ENABLE REGISTER FOR LAPD3 (SS7ER3) HEX ADDRESS: 0xNB29

Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION
1	SS7_Fail_INT_ENB1	R/W	0	SS7 Failure Interrupt Enable for SS7 Controller This bit enables the SS7 failure interrupt. A SS7 failure interrupt is generated whenever the receive CRC counter reaches the specified CRC error threshold. The error threshold can be set to 32 or 64 consecutive SS7 frames with corrupted CRC bytes. 0 = SS7 failure interrupt is disabled 1 = SS7 failure interrupt is enabled
0	SS7_INT_ENB1	R/W	0	SS7 Interrupt Enable for HDLC controller. This bit field enables the "SS7" interrupt. If the Interrupt is enabled, then the receive T1 Framerblock will generate an interrupt when the receive LAPD message is more than 276 bytes in length. 0= indicates that the "SS7" interrupt is disabled. 1 = indicates that the "SS7" interrupt enabled and will be generated when the above conditions are met.
Note:	For a description/exam	ple of th	e SS7 Cor	1 = indicates that the "SS7" interrupt is disabled. 1 = indicates that the "SS7" interrupt enabled and will be generated when the above conditions are met. Introller functionality, please refer to application note TAN-210.



REV. 1.0.0

TABLE 166: CUSTOMER INSTALLATION ALARM STATUS REGISTER (CIASR)

Віт	Function	TYPE	DEFAULT	DESCRIPTION-OPERATION
[7:6]	Reserved	-	-	Reserved
5	RxAIS-CI_state	RO	o She or o	Receive Alarm Indication Signal-Customer Installation (AIS-CI) State This READ ONLY bit field indicates whether or not the Receive T1 Framer is currently detecting the Alarm Indication Signal-Customer Installation (AIS-CI) condition. Alarm Indication Signal-Customer Installation (AIS-CI) is intended for use in a network to differentiate between an issue within the network or the Cus- tomer Installation (CI). AIS-CI is an all ones signal with an embedded signature of 01111100 11111111 (right-to left) which recurs at 386 bit intervals in-the DS-1 signal. 0 = Indicates the Receive T1 Framer is currently NOT detecting the AIS-CI condition 1 = Indicates the Receive T1 Framer is currently detecting the AIS-CI condi- tion NOTE: This bit only works if AIS-CI detection is enabled (Register 0xN11C)
4	RxRAI-CI_state	RO	andma	Rx RAI-CI State This READ ONLY bit field indicates whether or not the Receive T1 Framer is currently declaring the Remote Alarm Indication - Customer Installation (RAI-CI) condition. (This is for T1 ESF framing mode only) Remote Alarm Indication - Customer Installation (RAI-CI) is intended for use in a network to differentiate between an issue within the network or the Customer Installation (CI). RAI-CI is a repetitive pattern with a period of 1.08 seconds. It is comprised of 0.99 seconds of RAI message (00000000 11111111 Right-to-left) and a 90 ms of RAI-CI signature (00111110 111111111 Right to left) to form a RAI-CI signal. 0 = Indicates the Receive T1 Framer is currently NOT detecting the RAI-CI condition 1 = Indicates the Receive T1 Framer is currently detecting the RAI-CI condition Note: This bit only works if RAI-CI detection is enabled (Register 0xN11C)
[3:2]	Reserved	-	-	Reserved

HEX ADDRESS: 0xNB41



TABLE 166: CUSTOMER INSTALLATION ALARM STATUS REGISTER (CIASR)

Віт	Function	Түре	DEFAULT	Description-Operation
1	RxAIS-CI	RUR/ WC	0	Change in Receive AIS-CI Condition Interrupt Status This Reset-Upon-Read bit field indicates whether or not the "Change in AIS-CI Condition" interrupt within the T1 Receive Framer Block has occurred since the last read of this register. If this interrupt is enabled, then the Receive T1 Framer block will generate an interrupt in response to either one of the following conditions.
		, <i>1</i> 3		 Whenever the Receive T1 Framer block detects the AIS-CI Condition. Whenever the Receive T1 Framer block clears the AIS-CI Condition Indicates the "Change in AIS-CI Condition" interrupt has NOT occurred since the last read of this register Indicates the "Change in AIS-CI Condition" interrupt has occurred since the last read of this register
0	RxRAI-CI	RUR/ WC	or odu	Change in Receive RAI-CI Condition Interrupt Status This Reset-Upon-Read bit field indicates whether or not the "Change in RAI-CI Condition" interrupt within the T1 Receive Framer Block has occurred since the last read of this register. If this interrupt is enabled, then the Receive T1 Framer block will generate an interrupt in response to either one of the following conditions. 1. Whenever the Receive T1 Framer block detects the RAI-CI Condition. 2. Whenever the Receive T1 Framer block clears the RAI-CI Condition 0 = Indicates the "Change in RAI-CI Condition" interrupt has NOT occurred since the last read of this register 1 = Indicates the "Change in RAI-CI Condition" interrupt has occurred since the last read of this register

TABLE 167: CUSTOMER INSTALLATION ALARM STATUS REGISTER (CIAIER)

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
1	RxAIS-CI_ENB	R/W	0	Change in Receive AlS-Cl Condition Interrupt Enable This bit enables or disables the "Change in AlS-Cl Condition" interrupt within the T1 Receive Framer Block. If this interrupt is enabled, then the Receive T1 Framer block will generate an interrupt in response to either one of the following conditions. 1. Whenever the Receive T1 Framer block detects the AlS-Cl Condition. 2. Whenever the Receive T1 Framer block clears the AlS-Cl Condition 0 - Disables the "Change in AlS-Cl Condition" interrupt. 1 - Enables the "Change in AlS-Cl Condition" interrupt.
0	RxRAI-CI_ENB	R/W	0	Change in Receive RAI-CI Condition Interrupt Enable This bit enables or disables the "Change in RAI-CI Condition" interrupt within the T1 Receive Framer Block. If this interrupt is enabled, then the Receive T1 Framer block will generate an interrupt in response to either one of the following conditions. 1. Whenever the Receive T1 Framer block detects the RAI-CI Condition. 2. Whenever the Receive T1 Framer block clears the AIS-CI Condition 0 - Disables the "Change in RAI-CI Condition" interrupt. 1 - Enables the "Change in RAI-CI Condition" interrupt.



TABLE 168: T1 BOC INTERRUPT STATUS REGISTER (BOCISR 0xNB70H)

BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
RMTCH3	RMTCH2	BOCC	RFDLAD	RFDLF	TFDLE	RMTCH1	RBOC
RUR	RUR	RUR	RUR	RUR	RUR	RUR	RUR
0	0	0	0	0	0	0	0

BIT 7 - Receive FDL Match 3 Event

This bit is set when the receive FDL message is equal to the RFDL Match 3 message, and filter validation has occurred.

- } 0 No Match
- } 1 Match 3

BIT 6 - Receive FDL Match 2 Even

DL message is equal to the RFDL Match 2 message, and filter validation has This bit is set when the receive occurred.

- } 0 No Match
- } 1 Match 2

BIT 5 - BOC Clear Event (Loss of BOC)

This bit is set when 3 or more condectors oxxxxxx011111111' framing format, but does not condectors over the condectors of the condectors This bit is set when 3 or more consecutive Non-BOC messages occur (Non-BOC means that the message meets the

BIT 4 - RFDL Abort Detect Event

BIT 3 - RFDL Register Full Event (Receive Start of Transfer)

- } 1 Full

8-CHANNEL T1/E1/J1 FRAMER/LIU COMBO - T1 REGISTER DESCRIPTION

BIT 2 - TFDL Register Empty Event (Transmit End of Transfer)

This bit is set when the TFDL register has been emptied according to amount of repetitions programmed into the TxBYTE count register 0xn178h. This alarm is meant to be an indicator of a complete BOC transmission for system alert or to initiate a response for future processing.

- } 0 Not Emptied
- } 1 Emptied

BIT 1 - Receive FDL Match 1 Event

This bit is set when the receive FDL message is equal to the RFDL Match 1 message, and filter validation has occurred.

- } 0 No Match
- } 1 Match 1

BIT 0 - Receive BOC Detector Change of Status

Achange of the Order of the Ord This bit is set to 1 any time a change has occurred with the RFDL message. This alarm will NOT be set unless the filter setting has been satisfied.

- } 0 No Change
- } 1 Change of Status

TABLE 169: T1 BOC INTERRUPT ENABLE REGISTER (BOCIER 0xNB71H)

BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
RMTCH3	RMTCH2	BOCC	RFDLAD	RFDLF	TFDLE	RMTCH1	RBOC
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0	0	0	0	0	0	0	0

BIT 7 - Receive FDL Match 3 Event

This bit is used to enable the RFDL Match 3 message Interrupt.

- } 0 Disabled
- } 1 Interrupt Enabled

BIT 6 - Receive FDL Match 2 Event

This bit is used to enable the RFDL Match 2 message Interrupt.

BIT 5 - BOC Clear Event

BIT 4 - RFDL Abort Detect Event

BIT 3 - RFDL Register Full Event

BIT 2 - TFDL Register Empty Event

This bit is used to enable the TFDL Empty Interrupt.

- } 0 Disabled
- } 1 Interrupt Enabled

BIT 1 - Receive FDL Match 1 Event

This bit is used to enable the RFDL Match 1 message Interrupt.

- } 0 Disabled
- } 1 Interrupt Enabled

BIT 0 - Receive BOC Detector Change of Status

This bit is used to enable the BOC detector change of status Interrupt.

- } 0 Disabled
- } 1 Interrupt Enabled

172

TABLE 170: T1 BOC UNSTABLE INTERRUPT STATUS REGISTER (BOCUISR 0xNB74H)

BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
Reserved	Unstable	Reserved					
RUR	RUR	RUR	RUR	RUR	RUR	RUR	RUR
0	0	0	0	0	0	0	0

BIT 7 - Reserved

BIT 6 - Unstable SSM Message Interrupt Status

This bit will be set to '1' anytime the receive SSM message has changed from its previous value, IF the SSM message was valid. Therefore, this interrupt is only active once the BOC has received a valid SSM message. This register is Reset Upon Read.

- } 0 No Change in SSM
- } 1 Change in SSM

BITS [5:0] - Reserved

TABLE 171: T1 BOC UNSTABLE INTERRUPT ENABLE REGISTER (BOCUIER 0xNB75H)

BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
Reserved	Unstable	Reserved					
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0	0	0	0	0	0	0	0

BIT 7 - Reserved

BIT 6 - Unstable SSM Message Interrupt Enable

ate.

3 Unsta.
from its pre
as received a v

3 No. 10 No. This bit is used to enable the Unstable SSM message Interrupt. Unstable is defined as anytime the receive SSM message has changed from its previous value, IF the SSM message was valid. Therefore, this interrupt is only active once the BOC has received a valid SSM message.

} 0 - Disabled

} 1 - Interrupt Enabled

BITS [5:0] - Reserved




2.0 LINE INTERFACE UNIT (LIU SECTION) REGISTERS

TABLE 172: LIU CHANNEL CONTROL REGISTER 0 (LIUCCR0)

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7	QRSS_n/ PRBS_n	R/W	0	QRSS/PRBS Select Bits These bits are used to select between QRSS and PRBS. $0 = PRBS_n (2^{15} - 1)$ $1 = QRSS_n (2^{20} - 1)$
6	PRBS_Rx_n/ PRBS_Tx_n	R/W	o Vuctor of both	PRBS Receive/Transmit Select: This bit is used to select where the output of the PRBS Generator is directed if PRBS generation is enabled. 0 = Normal Operation - PRBS generator is output on TTIP and TRING if PRBS generation is enabled. 1 = PRBS Generator is output on RPOS and RCLK. Bit 6 = "0" TTIP PBRS Generator Bit 6 = "1" RPOS RA RNEG
5	RXON_n	R/W	0	Receiver ON: This bit permits the user to either turn on or turn off the Receive Section of XRT86VX38A. If the user turns on the Receive Section, then XRT86VX38A will begin to receive the incoming data-stream via the RTIP and RRING input pins. Conversely, if the user turns off the Receive Section, then the entire Receive Section except the MCLKIN Phase Locked Loop (PLL) will be powered down. 0 = Shuts off the Receive Section of XRT86VX38A. 1 = Turns on the Receive Section of XRT86VX38A.

XRT86VX38A





HEX ADDRESS: 0x0FN0

REV. 1.0.0

TABLE 172: LIU CHANNEL CONTROL REGISTER 0 (LIUCCR0)

Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION
4-0	EQC[4:0]	R/W	00000	Equalizer Control [4:0]: These bits are used to control the transmit pulse shaping, transmit line build-out (LBO) and receive sensitivity level. The Transmit Pulse Shape can be controlled by adjusting the Transmit Line Build-Out Settings for different cable length in T1 mode. Transmit pulse shape can also be controlled by using the Arbitrary mode, where users can specify the amplitude of the pulse shape by using the 8 Arbitrary Pulse Segments provided in the LIU registers (0xNF08-0xNF0F), where n is the channel number. The XRT86VX38A device supports both long haul and short haul applications which can also be selected using the EQC[4:0] bits. Table 173.presents the corresponding Transmit Line Build Out and Receive Sensitivity settings using different combinations of these five EQC[4:0] bits.
		She	oduci nay no	applications which can also be selected using the EQC[4:0] bits. Table 173.presents the corresponding Transmit Line Build Out and Receive Sensitivity settings using different combinations of these five EQC[4:0] bits.

176

REV. 1.0.0

8-CHANNEL T1/E1/J1 FRAMER/LIU COMBO - T1 REGISTER DESCRIPTION

TABLE 173: EQUALIZER CONTROL AND TRANSMIT LINE BUILD OUT

EQC[4:0]	T1 Mode/Receive Sensitivity	TRANSMIT LBO	CABLE
0x00h	T1 Long Haul/36dB	0dB	100Ω TP
0x01h	T1 Long Haul/36dB	-7.5dB	100Ω TP
0x02h	T1 Long Haul/36dB	-15dB	100Ω TP
0x03h	T1 Long Haul/36dB	-22.5dB	100Ω TP
0x04h	T1 Long Haul/45dB	0dB	100Ω TP
0x05h	T1 Long Haul/45dB	-7.5dB	100Ω TP
0x06h	T1 Long Haul/45dB	-15dB	100Ω TP
0x07h	T1 Long Haul/45dB	-22.5dB	100Ω TP
0x08h	T1 Short Haul/15dB	0 to 133 feet (0.6dB)	100Ω TP
0x09h	T1 Short Haul/15dB	133 to 266 feet (1.2dB)	100Ω TP
0x0Ah	T1 Short Haul/15dB	266 to 399 feet (1.8dB)	100Ω TP
0x0Bh	T1 Short Haul/15dB	399 to 533 feet (2.4dB)	100Ω TP
0x0Ch	T1 Short Haul/15dB	533 to 655 feet (3.0dB)	100Ω TP
0x0Dh	T1 Short Haul/15dB	Arbitrary Pulse	100Ω TP
0x0Eh	T1 Gain Mode/29dB	0 to 133 feet (0.6dB)	100Ω TP
0x0Fh	T1 Gain Mode/29dB	133 to 266 feet (1.2dB)	100Ω TP
0x10h	T1 Gain Mode/29dB	266 to 399 feet (1.8dB)	100Ω TP
0x11h	T1 Gain Mode/29dB	399 to 533 feet (2.4dB)	100Ω TP
0x12h	T1 Gain Mode/29dB	533 to 655 feet (3.0dB)	100Ω TP
0x13h	T1 Gain Mode/29dB	Arbitrary Pulse	100Ω TP
0x14h	T1 Gain Mode/29dB	OdB O	100Ω TP
0x15h	T1 Gain Mode/29dB	-7.5dB	1 00Ω TP
0x16h	T1 Gain Mode/29dB	-15dB	100Ω TP
0x17h	T1 Gain Mode/29dB	-22.5dB	100Ω TP
0x18h	E1 Long Haul/36dB	ITU G.703	75Ω Coax
0x19h	E1 Long Haul/36dB	ITU G.703	120Ω TP
0x1Ah	E1 Long Haul/45dB	ITU G.703	75Ω Coax
0x1Bh	E1 Long Haul/45dB	ITU G.703	120Ω TP
0x1Ch	E1 Short Haul/15dB	ITU G.703	75Ω Coax
0x1Dh	E1 Short Haul/15dB	ITU G.703	120Ω TP
0x1Eh	E1 Gain Mode/29dB	ITU G.703	75Ω Coax
0x1Fh	E1 Gain Mode/29dB	ITU G.703	120Ω TP

REV. 1.0.0

TABLE 174: LIU CHANNEL CONTROL REGISTER 1 (LIUCCR1)

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7	RXTSEL_n	R/W	0	Receiver Termination Select: Upon power up, the receivers are in "High" impedance. The receive termination can be selected by setting this bit according to the following table:
				RXTSEL RX Termination
				0 "High" Impedance
				1 Internal
	TYTOFI	5001		
6	TXTSEL_n	RAW	OOULCE TOOLLCE	Transmit Termination Select: This bit is used to select between internal termination or "High" impedance modes for the T1 transmitter according to the following table:
		3	On Ch	TXTSEL TX Termination
		ADO.	O.	0 "High" Impedance
			30 0	1 Internal
5-4				impedance when the LIU block is configured in Internal Termination Mode. In internal termination mode, (i.e., TXTSEL = "1" and RXTSEL = "1"), internal transmit and receive termination can be selected according to the following table:
3	RxJASEL_n	R/W	0	Receive Jitter Attenuator Enable This bit permits the user to enable or disable the Jitter Attenuator in the Receive Path within the XRT86VX38A device. 0 = Disables the Jitter Attenuator to operate in the Receive Path within the Receive T1 LIU Block. 1 = Enables the Jitter Attenuator to operate in the Receive Path within the Receive T1 LIU Block.

8-CHANNEL T1/E1/J1 FRAMER/LIU COMBO - T1 REGISTER DESCRIPTION

TABLE 174: LIU CHANNEL CONTROL REGISTER 1 (LIUCCR1)

Віт	Function	Түре	DEFAULT		DE	SCRIPTION-OF	PERATION		
2	TxJASEL_n	R/W	0	Transmit Jit This bit perm the Transmit 0 = Disables within the Transmit 1 = Enables within the Transmit	nits the user Path within the Jitter At ansmit T1 LI the Jitter Att	to enable or the XRT86V tenuator to o U Block. enuator to op	X38A device. perate in the	Transmit Pa	ath
1	JABW_n	R/W	0	In T1 mode, bit has no ef D0 of this req the table belo	the Jitter Att fect on the J gister) will be	enuator Band itter Attenuat	dwidth is alwa or Bandwidth	n. The FIFOS	S (bit
	O'NO	Pro		Mode	JABW bit D1	FIFOS_n bit D0	JA B-W Hz	FIFO Size	
	Ö	20	16-	T1	0	0	3	32	1
		Ox.	CX	T1	0	1	3	64	1
		5 . 9	2 (0)	T1	1	0	3	32	
		4	0	O_ T1	1	1	3	64	
		Ö	, 0	GE1	0	0	10	32	
			2	E1	0	1	10	64	
			'Ox	9 _{E1}	S) 1	0	1.5	64	
			0	E1	3	1	1.5	64	
				Oros e	in ch				
0	FIFOS_n	R/W	0	FIFO Size S bit.	elect: See ta	able of bit D1	above for th	e function of	f this
					OBS	able of bit D1	this of		



8-CHANNEL T1/E1/J1 FRAMER/LIU COMBO - T1 REGISTER DESCRIPTION

A New Direction in Mixed-Signal REV. 1.0.0

HEX ADDRESS: 0x0FN2

TABLE 175: LIU CHANNEL CONTROL REGISTER 2 (LIUCCR2)

Віт	Function	Түре	DEFAULT			DESCRIPTION	N-OPERATION		
7	INVQRSS_n	R/W	0	This biconfigure of the configure of the configuration of the configure of the configuration	ured to transi ie LIU will NC	output PRBS/ mit a PRBS/Q DT invert the c	•	•	
6-4	TXTEST[2:0]	R/W	000	These erate a	and transmit t se bits autom When this ha	d to configure est patterns a atically places	ccording to the the LIU section	T1 LIU Block to gen- e following table. Use on in Single Rail must be placed in	
	A)				TXTEST2	TXTEST1	TXTEST0	Test Pattern	
	*	S	of the mod Sing		0	Х	Х	No Pattern	
		0			1	0	0	TDQRSS	
		9		2	6	6	1	0	1
		10/	0		1	1	0	TLUC	
			20, 2	6	0,1	1	1	TLDC	
			no	ORSS no mo TAOS Whene mit T1 Transr minal of TLUC The Tr Loop-I ber n. When XRT86 Remoti ister 0 autom reques TLDC The Tr	re than 14 co (Transmit A ever the user LIU Block wi mit T1 Frame equipment) a (Transmit N ransmit T1 LI Up Code of "(Network Loo 6VX38A will ig te Loop-Back xNF03) in ord atically when st. (Transmit N ransmit T1 LI	2 ²⁰ -1 pseudo- onsecutive zer II Ones); implements to implements to implements to implement to implement to implement to the implement in the implement in the implement in the remote to implement in the remote to implement in the remote to implement in the imp	his configuration that it is a self as the upstrate and the configuration of the self as the upstrate and the configuration of the self as the upstrate and the configuration of the self as the configuration of the confi	ion setting, the Trans- iccepting from the ream system-side ter- the All Ones Pattern. cansmit the Network lected channel num- tted, the Code detection and NLCDE0 ="1" of reg- tote Digital Loop-Back	





8-CHANNEL T1/E1/J1 FRAMER/LIU COMBO - T1 REGISTER DESCRIPTION

TABLE 175: LIU CHANNEL CONTROL REGISTER 2 (LIUCCR2)

Віт	Function	Түре	DEFAULT			DESCR	IPTION-OPE	RATION	
3	TXON_n	R/W	0	This to Drive then Converted To and To a Significant to the Significant Significant to the Significant Si	r of XRT86VX38 and TRING ersely, if the RING outp huts off the e and tri-staurns on the	he user to e VX38A. If th BA will begin toutput pins touser turns tut pins will be Transmit D tates the TTI	ne user turn on to transmi os. off the Tra oe tri-stated river assoc P and TRIN	on or turn off the Transm s on the Transmit Drive it T1 data (on the line) v nsmit Driver, then the T f. iated with the XRT86V NG output pins. iated with the XRT86V	er, ria the TIP X38A
	O'alla	Oppo			: If the use	Transmit D	river of th	oftware control over the e XRT86VX38A, ther e TxON pin to a logic "l	n it is
2-0	LOOP2_n	R/W	000	These	-Back confidence bits control the table b	ol the Loop-	Back Mode	es of the LIU section, ac	ccord-
		2	0	On	LOOP2	LOOP1	LOOP0	Loop-Back Mode	
		Ó	4 0/		0	Х	Х	No Loop-Back	
			70.	20	(1)x	0	0	Dual Loop-Back	
			6	06		0	1	Analog Loop-Back	
			•	0.	O CO	7 01	0	Remote Loop-Back	
					1 ?	17	1	Digital Loop-Back	
				l	C. C.	Alanui OBS)	acture.	h _{is}	





REV. 1.0.0

TABLE 176: LIU CHANNEL CONTROL REGISTER 3 (LIUCCR3)

Віт	Function	Түре	DEFAULT	Description-Operation
7-6	NLCDE[1:0]	R/W	00	Network Loop Code Detection Enable [1:0]: These bits are used to control the Loop-Code detection on the receive path, according to the table below. This part must be in Single Rail mode to detect
				NLCDE[1:0] NETWORK LOOP CODE DETECTION ENABLE
				00 Disables Loop Code Detection
		x		01 Enables Loop-Up Code Detection on the Receive Path.
	%	, he		10 Enables Loop-Down Code Detection on the Receive Path.
		She	roduct nav	11 Enables Automatic Loop-Up Code Detection on the Receive Path and Remote Loop-Back Activation upon detecting Loop-Up Code.
		no	O. C.	Loop-Up Code Detection Enable:
			2 1	The XRT86VX38A is configured to monitor the receive data for the Loop-Up code Pattern (i.e. a string of four '0's followed by one '1'
			8/	pattern). When the presence of the "00001" pattern is detected for
			70	more than 5 seconds, the status of the NLCD bit (bit 3 of register 0xNF05) is set to 1 and if the NLCD interrupt is enabled (bit 3 of
				register 0xNF04), an interrupt will be generated.
				Loop-Down Code Detection Enable: The XRT86VX38A is configured to monitor the receive data for the
				Loop-Down code Pattern (i.e. a string of two '0's followed by one '1' pattern). When the presence of the "001" pattern is detected for more than 5 seconds, the status of the NLCD bit (bit 3 of register 0xNF05) is set to "1" and if the NLCD interrupt is enabled (bit 3 of
				register 0xNF04), an interrupt will be generated. Automatic Loop-Up Code Detection and Remote Loop Back
				Activation Enable: When this mode is enabled, the state of the NLCD bit (bit 3 of regis-
				ter 0xNF05) is reset to "0" and the XRT86VX38A is configured to monitor the receive data for the Loop-Up code. If the "00001" pattern is detected for longer than 5 seconds, then the NLCD bit (bit 3 of register 0xNF05) is set "1", and Remote Loop-Back is activated. Once the remote loop-back is activated, the XRT86VX38A is automatically programmed to monitor the receive data for the Loop-Down code. The NLCD bit stays set even after the chip stops receiving the Loop-Up code.
				The Remote Loop-Back condition is removed only when the XRT86VX38A receives the Loop-Down code for more than 5 seconds or if the Automatic Loop-Code detection mode is terminated.
5	CODES_n	R/W	0	Encoding and Decoding Select: Writing a "0" to this bit selects B8ZS encoding and decoding for channel n. Writing a "1" selects AMI coding scheme. This bit is only active when in single rail operation.
4-3	Reserved	R/W	00	These Bits are Not Used





8-CHANNEL T1/E1/J1 FRAMER/LIU COMBO - T1 REGISTER DESCRIPTION

TABLE 176: LIU CHANNEL CONTROL REGISTER 3 (LIUCCR3)

Віт	Function	TYPE	DEFAULT	DESCRIPTION-OPERATION
2	INSBPV_n	R/W	0	Insert Bipolar Violation: When this bit transitions from "0" to "1", a bipolar violation is inserted in the transmitted data stream of the selected channel number n. Bipolar violation can be inserted either in the PRBS pattern, or input data when operating in single-rail mode. The state of tis bit is sampled on the rising edge of the respective TCLK_n. Note: To ensure the insertion of a bipolar violation, a "0" should be
				written in this bit location before writing a "1".
1	INSBER_n	R/W	O VUCK (C	Insert Bit Error: This bit is used to insert a single bit error on the transmitter of the T1 LIU Block. When the T1 LIU Block is configured to transmit and detect the QRSS pattern, (i.e., TxTEST[2:0] bits set to 'b100'), a "0" to "1" transition of this bit will insert a bit error in the transmitted QRSS pattern of the selected channel number n. The state of this bit is sampled on the rising edge of the respective TCLK_n. Note: To ensure the insertion of bit error, a "0" should be written in
	<u> </u>	(0)	6	this bit location before writing a "1".
0	RxSERCLKMute	R/W	r nor b	RxSERCLK Mute Upon RLOS: When this bit is set the recovered line clock is muted (no output) when a RLOS condition is detected. 0 - Normal operation, RxSERCLK is always active. While no RLOS is detected the recovered line clock is output on RxSERCLK. If a RLOS condition is detected the MCLK is output on RxSERCLK. 1 - Mute upon RLOS. RxSERCLK is muted (no output) when RLOS is detected.
				is detected the recovered line clock is output on RxSERCLK. If a RLOS condition is detected the MCLK is output on RxSERCLK. 1 - Mute upon RLOS. RxSERCLK is muted (no output) when RLOS is detected.

REV. 1.0.0

TABLE 177: LIU CHANNEL CONTROL INTERRUPT ENABLE REGISTER (LIUCCIER)

Віт	Function	TYPE	DEFAULT	DESCRIPTION-OPERATION
7	Reserved	RO	0	This Bit Is Not Used
6	DMOIE_n	R/W	0	Change of Transmit DMO (Drive Monitor Output) Condition Interrupt Enable:
				This bit permits the user to either enable or disable the "Change of Transmit DMO Condition" Interrupt. If the user enables this interrupt, then the XRT86VX38A device will generate an interrupt any time when either one of the following events occur.
		X		 Whenever the Transmit Section toggles the DMO Status bit (Bit 6 or Register 0xNF05) to "1".
	Ç	S S S S S S S S S S S S S S S S S S S	9	Whenever the Transmit Section toggles the DMO Status bit (Bit 6 or Register 0xNF05) to "0".
		Ö	DA	0 - Disables the "Change in the DMO Condition" Interrupt.
		S	5 %	1 – Enables the "Change in the DMO Condition" Interrupt.
5	FLSIE_n	R/W	000	FIFO Limit Status Interrupt Enable:
		Q)	dhare	This bit permits the user to either enable or disable the "FIFO Limit Status" Interrupt. If the user enables this interrupt, then the XRT86VX38A device will generate an interrupt when the jitter attenuator Read/Write FIFO pointers are within +/- 3 bits.
			16	0 = Disables the "FIFO Limit Status" Interrupt
				1 = Enables the "FIFO Limit Status" Interrupt
4	LCVIE_n	R/W	0	Line Code Violation Interrupt Enable: Writing a "1" to this bit enables Line Code Violation Interrupt generation, writing a "0" masks it.
				Note: Only use for Framer Bypass operation. When framer is in path, use Framer LCV interrupt enable in register 0xNB03.
3	NLCDIE_n	R/W	0	Change in Network Loop-Code Detection Interrupt Enable:
				This bit permits the user to either enable or disable the "Change in Network Loop-Code Detection" Interrupt. If the user enables this interrupt, then the XRT86VX38A device will generate an interrupt any time when either one of the following events occur.
				 Whenever the Receive Section (within XRT86VX38A) detects the Network Loop-Code (Loop-Up or Loop-Down depending on which Loop-Code the Receive LIU is configured to detect).
				 Whenever the Receive Section (within XRT86VX38A) no longer detects the Network Loop-Code (Loop-Up or Loop-Down depending on which Loop-Code the Receive LIU is configured to detect).
				0 – Disables the "Change in Network Loop-Code Detection" Interrupt.1 – Enables the "Change in Network Loop-Code Detection" Interrupt.
2	AISDIE_n	R/W	0	AIS Detection Interrupt Enable: Writing a "1" to this bit enables Alarm indication Signal detection interrupt generation, writing a "0" masks it.
				Note: Only use for Framer Bypass operation. When framer is in path, use Framer AIS interrupt enable in register 0xNB03.

REV. 1.0.0

8-CHANNEL T1/E1/J1 FRAMER/LIU COMBO - T1 REGISTER DESCRIPTION

Enables the "Change in QRSS Pattern Detection" Interrupt.

TABLE 177: LIU CHANNEL CONTROL INTERRUPT ENABLE REGISTER (LIUCCIER)

Віт **FUNCTION TYPE DEFAULT DESCRIPTION-OPERATION** R/W 0 Change of the Receive LOS (Loss of Signal) Defect Condition Inter-RLOSIE_n 1 rupt Enable: This bit permits the user to either enable or disable the "Change of the Receive LOS Defect Condition" Interrupt. If the user enables this interrupt, then the XRT86VX38A device will generate an interrupt any time when either one of the following events occur. 1. Whenever the Receive Section (within XRT86VX38A) declares the LOS Defect Condition. 2. Whenever the Receive Section (within XRT86VX38A) clears the LOS Defect condition. 0 – Disables the "Change in the LOS Defect Condition" Interrupt. 1 - Enables the "Change in the LOS Defect Condition" Interrupt. 0 QRPDIE n Change in QRSS Pattern Detection Interrupt Enable: This bit permits the user to either enable or disable the "Change in QRSS Pattern Detection" Interrupt. If the user enables this interrupt, then the XRT86VX38A device will generate an interrupt any time when either one of the following events occur. 1. Whenever the Receive Section (within XRT86VX38A) detects the QRSS Pattern. 2. Whenever the Receive Section (within XRT86VX38A) no longer detects the QRSS Pattern. Disables the "Change in QRSS Pattern Detection" Interrupt.

Note: Register 0xNF04, 0xNF05 and 0xNF06 only work if the LIU is placed in Single Rail mode. If done so, the Framer block must also be placed in Single Rail mode in Register 0xN101.



REV. 1.0.0

TABLE 178: LIU CHANNEL CONTROL STATUS REGISTER (LIUCCSR)

Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION
7	Reserved	RO	0	
6	DMO_n	RO	o o o o o o o o o o o o o o o o o o o	Driver Monitor Output (DMO) Status: This READ-ONLY bit indicates whether or not the Transmit Section is currently declaring the DMO Alarm condition. The Transmit Section will check the Transmit Output T1 Line signal for bipolar pulses via the TTIP and TRING output signals. If the Transmit Section were to detect no bipolar signal for 128 consecutive bit-periods, then it will declare the Transmit DMO Alarm condition. This particular alarm can be used to check for fault conditions on the Transmit Output Line Signal path. The Transmit Section will clear the Transmit DMO Alarm condition the instant that it detects some bipolar activity on the Transmit Output Line signal. 0 = Indicates that the Transmit Section of XRT86VX38A is NOT cur-
			na h	
5	FLS_n	RO	30,00	FIFO Limit Status: This READ-ONLY bit indicates whether or not the XRT86VX38A is currently declaring the FIFO Limit Status. This bit is set to a "1" to indicate that the jitter attenuator Read/Write FIFO pointers are within +/- 3 bits. 0 = Indicates that the XRT86VX38A is NOT currently declaring the FIFO Limit Status. 1 = Indicates that the XRT86VX38A is currently declaring the FIFO Limit Status. NOTE: If the FIFO Limit Status Interrupt is enabled, (FLSIE bit - bit D5 of register 0xNF04); any transition on this bit will generate an Interrupt.
4	LCV_n	RO	0	Line Code Violation: This bit is set to "1" to indicate that the receiver of channel n is currently detecting a Line Code Violation or an excessive number of zeros in the B8ZS mode. If the LCVIE bit is enabled any transition on this bit will generate an interrupt. Note: Only use for Framer Bypass operation.

8-CHANNEL T1/E1/J1 FRAMER/LIU COMBO - T1 REGISTER DESCRIPTION

TABLE 178: LIU CHANNEL CONTROL STATUS REGISTER (LIUCCSR)

Віт	Function	TYPE	DEFAULT	Description-Operation
3	NLCD_n	RO	0	Network Loop-Code Detection Status Bit: This bit operates differently in the Manual or the Automatic Network Loop-Code detection modes. Manual Loop-Up Code detection mode (.i.e If NLCDE1 = "0" and NLCDE0 = "1"), this bit gets set to "1" as soon as the Loop-Up Code ("00001") is detected in the receive data for longer than 5 seconds. This bit stays high as long as the Receive T1 LIU Block detects the presence of the Loop-Up code in the receive data and it is reset to
	Odias.	heer of man	THE POPOLO	for longer than 5 seconds. This bit stays high as long as the Receive T1 LIU Block detects the presence of the Loop-Down code in the receive data and it is reset to "0" as soon as it stops receiving the Loop-Down Code. If the NLCD interrupt is enabled, the XRT86VX38A will initiate an interrupt on every transition of the NLCD status bit. Automatic Loop-code detection mode (i.e., If NLCDE1 = "1" and NLCDE0 = "1"), the state of the NLCD status bit is reset to "0" and the XRT86VX38A is programmed to monitor the receive input data for the Loop-Up code. This bit is set to a "1" to indicate that the Network Loop Code is detected for more than 5 seconds. Simultaneously, the Remote Loop-Back condition is automatically activated and the XRT86VX38A is programmed to monitor the receive data for the Network Loop Down code. The NLCD bit stays 'high' as long as the Remote Loop-Back condition is in effect even if the chip stops receiving the Loop-Up code. Remote Loop-Back is removed only if the XRT86VX38A detects the Loop-Down Code "001" pattern for longer than 5 seconds in the receive data. Upon detecting the Loop-Down Code "001" pattern, the XRT86VX38A will reset the NLCD status bit and an interrupt will be generated if the NLCD interrupt enable bit is enabled. Users can monitor the state of this bit to determine if the Remote Loop-Back is activated.
2	AISD_n	RO	0	Alarm Indication Signal detect: This bit is set to "1" to indicate All Ones Signal is detected by the receiver of channel n. If the AISDIE bit is enabled any transition on this bit will generate an interrupt. Note: Only use for Framer Bypass operation. When framer is in path, use Framer RxAIS State in register 0xNB02.





REV. 1.0.0

TABLE 178: LIU CHANNEL CONTROL STATUS REGISTER (LIUCCSR)

Віт	Function	TYPE	DEFAULT	DESCRIPTION-OPERATION
1	RLOS_n	RO	0	Receive Loss of Signal Defect Condition Status: This READ-ONLY bit indicates whether or not the Receive LIU Block is currently declaring the LOS defect condition. 0 = Indicates that the Receive Section is NOT currently declaring the LOS Defect Condition. 1 = Indicates that the Receive Section is currently declaring the LOS Defect condition. Note: If the RLOSIE bit (bit D1 of Register 0xNF04) is enabled, any transition on this bit will generate an Interrupt.
Note:	QRPD_n Register 0xNF04, 0xNF0 block must also be place	RO O5 and Oied in Sing	NF06 only	Quasi-random Pattern Detection Status: This READ-ONLY bit indicates whether or not the Receive LIU Block is currently declaring the QRSS Pattern LOCK status. 0 = Indicates that the XRT86VX38A is NOT currently declaring the QRSS Pattern LOCK. 1 = Indicates that the XRT86VX38A is currently declaring the QRSS Pattern LOCK. NOTE: If the QRPDIE bit (bit D0 of register 0xNF04) is enabled, any transition on this bit will generate an Interrupt. work if the LIU is placed in Single Rail mode. If done so, the Framer le in Register 0xN101.

TABLE 179: LIU CHANNEL CONTROL INTERRUPT STATUS REGISTER (LIUCCISR)

Віт	FUNCTION	Түре	DEFAULT	Description-Operation
7	Reserved	RO	0	
6	DMOIS_n	RUR/ WC	0	Change of Transmit DMO (Drive Monitor Output) Condition Interrupt Status: This RESET-upon-READ bit indicates whether or not the "Change of the Transmit DMO Condition" Interrupt has occurred since the last read of this register.
	~ >			 0 = Indicates that the "Change of the Transmit DMO Condition" Interrupt has NOT occurred since the last read of this register. 1 = Indicates that the "Change of the Transmit DMO Condition" Interrupt has occurred since the last read of this register.
	O'Alas	Dro.	Y.,	This bit is set to a "1" every time when DMO_n status bit (bit 6 of Register 0xNF05) has changed since the last read of this register.
	₹,		10 (O)	NOTE: Users can determine the current state of the "Transmit DMO Condition" by reading out the content of bit 6 within Register 0xNF05
5	FLSIS_n	RUR/ WC	norb	FIFO Limit Interrupt Status: This RESET-upon-READ bit indicates whether or not the "FIFO Limit" Interrupt has occurred since the last read of this register. 0 = Indicates that the "FIFO Limit Status" Interrupt has NOT occurred since the last read of this register. 1 = Indicates that the "FIFO Limit Status" Interrupt has occurred since the last read of this register. This bit is set to a "1" every time when FIFO Limit Status bit (bit 5 of Register 0xNF05) has changed since the last read of this register. NOTE: Users can determine the current state of the "FIFO Limit" by reading out the content of bit 5 within Register 0xNF05
4	LCVIS_n	RUR	0	Line Code Violation Interrupt Status: This bit is set to a "1" every time the LCV_n status has changed since the last read. Note: Only use for Framer Bypass operation. When framer is in path, use Framer LCV Int Status in register 0xNB02.
3	NLCDIS_n	RUR/ WC	0	Change in Network Loop-Code Detection Interrupt Status: This RESET-upon-READ bit indicates whether or not the "Change in Network Loop-Code Detection" Interrupt has occurred since the last read of this register. 0 = Indicates that the "Change in Network Loop-Code Detection" Interrupt has NOT occurred since the last read of this register. 1 = Indicates that the "Change in Network Loop-Code Detection" Interrupt has occurred since the last read of this register. This bit is set to a "1" every time when NLCD status bit (bit 3 of Register 0xNF05) has changed since the last read of this register. Note: Users can determine the current state of the "Network Loop-Code Detection" by reading out the content of bit 3 within Register 0xNF05



8-CHANNEL T1/E1/J1 FRAMER/LIU COMBO - T1 REGISTER DESCRIPTION

EXAR

A New Direction in Mixed-Signa

REV. 1.0.0

TABLE 179: LIU CHANNEL CONTROL INTERRUPT STATUS REGISTER (LIUCCISR) HEX ADDRESS: 0x0FN6

Віт	Function	TYPE	DEFAULT	DESCRIPTION-OPERATION
2	AISDIS_n	RUR	0	AIS Detection Interrupt Status: This bit is set to a "1" every time the AISD_n status has changed since the last read. Note: Only use for Framer Bypass operation. When framer is in path, use Framer RxAIS State Change in register 0xNB02.
1	RLOSIS_n	RUR/ WC	o Odlycy	Change of Receive LOS (Loss of Signal) Defect Condition Interrupt Status: This RESET-upon-READ bit indicates whether or not the "Change of the Receive LOS Defect Condition" Interrupt has occurred since the last read of this register. 0 = Indicates that the "Change of the Receive LOS Defect Condition" Interrupt has NOT occurred since the last read of this register. 1 - Indicates that the "Change of the Receive LOS Defect Condition" Interrupt has occurred since the last read of this register. Note: The user can determine the current state of the "Receive LOS Defect condition" by reading out the contents of Bit 1 (Receive LOS Defect Condition Status) within Register OxNF05.
0	QRPDIS_n	RUR/ WC	nay no	Change in Quasi-Random Pattern Detection Interrupt Status: This RESET-upon-READ bit indicates whether or not the "Change in QRSS Pattern Detection" Interrupt has occurred since the last read of this register. 0 = Indicates that the "Change in QRSS Pattern Detection" Interrupt has NOT occurred since the last read of this register. 1 = Indicates that the "Change in QRSS Pattern Detection" Interrupt has occurred since the last read of this register. This bit is set to a "1" every time when QRPD status bit (bit 0 of Register 0xNF05) has changed since the last read of this register. NOTE: Users can determine the current state of the "QRSS Pattern Detection" by reading out the content of bit 0 within Register 0xNF05

Note: Register 0xNF04, 0xNF05 and 0xNF06 only work if the LIU is placed in Single Rail mode. If done so, the Framer block must also be placed in Single Rail mode in Register 0xN101.

HEX ADDRESS: 0x0FN8

HEX ADDRESS: 0x0FN9



TABLE 180: LIU CHANNEL CONTROL CABLE LOSS REGISTER (LIUCCCCR)

Віт	FUNCTION	TYPE	DEFAULT	DESCRIPTION-OPERATION
7-6	Reserved	RO	0	
5-0	CLOS[5:0]	RO	0	Cable Loss [5:0]:
				These bits represent the six bit receive selective equalizer setting which is also a binary word that represents the cable attenuation indication within ±1dB.
				CLOS5_n is the most significant bit (MSB) and CLOS0_n is the least significant bit (LSB).
	datas.	e pro	Yucz .	Note: In RxSYNC (Sect 13) mode, ExLOS must be configured (this will set the DLOS to 4,096 bits which does not meet G.775). However, the CLOS bits can be used to meet the DLOS requirements of G.775 with a simple software procedure. To meet G.775, simply choose a desired value of attenuation (For example: 12dB) to monitor in this register for RLOS within a time period of 175 Clock Cycles +/-75. The internal RLOS alarm should be masked unless ExLOS is being used. For more details, please contact the factory.

TABLE 181: LIU CHANNEL CONTROL ARBITRARY REGISTER 1 (LIUCCAR1)

Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION
7	Reserved	R/W	0	6 7
6-0	Arb_Seg1	R/W	0	Arbitrary Transmit Pulse Shape, Segment 1: These seven bits form the first of the eight segments of the transmit shape pulse when the XRT86VX38A is configured in "Arbitrary Mode". These seven bits represent the amplitude of the nth channel's arbitrary pulse in signed magnitude format with Bit 6 as the sign bit and Bit 0 as the least significant bit (LSB). Note: Arbitrary mode is enabled by writing to the EQC[4:0] bits in register 0xNF00.

TABLE 182: LIU CHANNEL CONTROL ARBITRARY REGISTER 2 (LIUCCAR2)

Віт	Function	TYPE	DEFAULT	DESCRIPTION-OPERATION
7	Reserved	R/W	0	
6-0	Arb_Seg2	R/W	0	Arbitrary Transmit Pulse Shape, Segment 2
				These seven bits form the second of the eight segments of the transmit shape pulse when the XRT86VX38A is configured in "Arbitrary Mode".
				These seven bits represent the amplitude of the nth channel's arbitrary pulse in signed magnitude format with Bit 6 as the sign bit and Bit 0 as the least significant bit (LSB).
				Note: Arbitrary mode is enabled by writing to the EQC[4:0] bits in register 0xNF00.





HEX ADDRESS: 0x0FNB

HEX ADDRESS: 0x0FNC

REV. 1.0.0

TABLE 183: LIU CHANNEL CONTROL ARBITRARY REGISTER 3 (LIUCCAR3)

Віт	Function	Түре	DEFAULT	Description-Operation
7	Reserved	R/W	0	
6-0	Arb_seg3	R/W	0	Arbitrary Transmit Pulse Shape, Segment 3
				These seven bits form the third of the eight segments of the transmit shape pulse when the XRT86VX38A is configured in "Arbitrary Mode".
				These seven bits represent the amplitude of the nth channel's arbitrary pulse in signed magnitude format with Bit 6 as the sign bit and Bit 0 as the least significant bit (LSB).
				Note: Arbitrary mode is enabled by writing to the EQC[4:0] bits in register 0xNF00.

TABLE 184: LIU CHANNEL CONTROL ARBITRARY REGISTER 4 (LIUCCAR4)

Віт	Function	TYPE DEFAULT	Description-Operation
7	Reserved	R/W 0	
6-0	Arb_seg4	R/W 0 0 0	Arbitrary Transmit Pulse Shape, Segment 4 These seven bits form the forth of the eight segments of the transmit shape pulse when the XRT86VX38A is configured in "Arbitrary Mode". These seven bits represent the amplitude of the nth channel's arbitrary pulse in signed magnitude format with Bit 6 as the sign bit and Bit 0 as the least significant bit (LSB). Arbitrary mode is enabled by writing to the EQC[4:0] bits in register 0xNF00.

TABLE 185: LIU CHANNEL CONTROL ARBITRARY REGISTER 5 (LIUCCAR5)

Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION
7	Reserved	R/W	0	An An An
6-0	Arb_seg5	R/W	0	Arbitrary Transmit Pulse Shape, Segment 5
				These seven bits form the fifth of the eight segments of the transmit shape pulse when the XRT86VX38A is configured in "Arbitrary Mode".
				These seven bits represent the amplitude of the nth channel's arbitrary pulse in signed magnitude format with Bit 6 as the sign bit and Bit 0 as the least significant bit (LSB).
				Arbitrary mode is enabled by writing to the EQC[4:0] bits in register 0xNF00.

HEX ADDRESS: 0x0FNE

HEX ADDRESS: 0x0FNF

REV. 1.0.0

TABLE 186: LIU CHANNEL CONTROL ARBITRARY REGISTER 6 (LIUCCAR6)

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7	Reserved	R/W	0	
6-0	Arb_seg6	R/W	0	Arbitrary Transmit Pulse Shape, Segment 6
				These seven bits form the sixth of the eight segments of the transmit shape pulse when the XRT86VX38A is configured in "Arbitrary Mode".
				These seven bits represent the amplitude of the nth channel's arbitrary pulse in signed magnitude format with Bit 6 as the sign bit and Bit 0 as the least significant bit (LSB).
	~ /			Arbitrary mode is enabled by writing to the EQC[4:0] bits in register 0xNF00.

TABLE 187: LIU CHANNEL CONTROL ARBITRARY REGISTER 7 (LIUCCAR7)

Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION
7	Reserved	R/W	0	
6	Arb_seg7	R/W	0 0	Arbitrary Transmit Pulse Shape, Segment 7
		ma	norb	These seven bits form the seventh of the eight segments of the transmit shape pulse when the XRT86VX38A is configured in "Arbitrary Mode". These seven bits represent the amplitude of the nth channel's arbitrary pulse in signed magnitude format with Bit 6 as the sign bit and Bit 0 as the least significant bit (LSB). Arbitrary mode is enabled by writing to the EQC[4:0] bits in register 0xNF00.

TABLE 188: LIU CHANNEL CONTROL ARBITRARY REGISTER 8 (LIUCCAR8)

Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION
7	Reserved	R/W	0	
6	Arb_seg8	R/W	0	Arbitrary Transmit Pulse Shape, Segment 8
				These seven bits form the eight of the eight segments of the transmit shape pulse when the XRT86VX38A is configured in "Arbitrary Mode".
				These seven bits represent the amplitude of the nth channel's arbitrary pulse in signed magnitude format with Bit 6 as the sign bit and Bit 0 as the least significant bit (LSB).
				Arbitrary mode is enabled by writing to the EQC[4:0] bits in register 0xNF00.



REV. 1.0.0

TABLE 189: LIU GLOBAL CONTROL REGISTER 0 (LIUGCR0)

Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION
7	SR	R/W	0	Single Rail mode This bit must set to "1" for Single Rail mode to use LIU diagnostic features. The Framer section must be programmed as well in Register 0xN101. 0 - Dual Rail 1 - Single Rail
6	ATAOS	R/W	OCHICA	Automatic Transmit All Ones Upon RLOS: This bit enables automatic transmission of All Ones Pattern upon detecting the Receive Loss of Signal (RLOS) condition. Once this bit is enabled, the Transmit T1 Framer Block will automatically transmit an All "Ones" data to the line for the channel that detects an RLOS condition. 0 = Disables the "Automatic Transmit All Ones" feature upon detecting RLOS 1 = Enables the "Automatic Transmit All Ones" feature upon detecting RLOS
5	RCLKE	R/W	7000	Receive Clock Data (Framer Bypass mode) 0 = RPOS/RNEG data is updated on the rising edge of RCLK 1 = RPOS/RNEG data is updated on the falling edge of RCLK
4	TCLKE	R/W	0 0	Transmit Clock Data (Framer Bypass mode) 0 = TPOS/TNEG data is sampled on the falling edge of TCLK 1 = TPOS/TNEG data is sampled on the rising edge of TCLK
3	DATAP	R/W	0	Data Polarity 0 = Transmit input and receive output data is active "High" 1 = Transmit input and receive output data is active "Low"
2	Reserved			This Bit Is Not Used
				This bit is Not Usep

REV. 1.0.0

8-CHANNEL T1/E1/J1 FRAMER/LIU COMBO - T1 REGISTER DESCRIPTION

TABLE 189: LIU GLOBAL CONTROL REGISTER 0 (LIUGCR0)

Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION
1	GIE	R/W	0	Global Interrupt Enable: This bit allows users to enable or disable the global interrupt generation for all channels within the E1 LIU Block. Once this global interrupt is disabled, no interrupt will be generated to the Microprocessor Interrupt Pin even when the individual "source" interrupt status bit pulses 'high'. If this global interrupt is enabled, users still need to enable the individual "source" interrupt in order for the E1 LIU Block to generate an interrupt to the Microprocessor pin. 0 - Disables the global interrupt generation for all channels within the E1 LIU Block. 1 - Enables the global interrupt generation for all channels within the E1 LIU Block.
0	SRESET S	RWO	re no le	Software Reset μP Registers: This bit allows users to reset the XRT86VX38A device. Writing a "1" to this bit and keeping it at '1' for longer than 10μs initiates a device reset through the microprocessor interface. Once the XRT86VX38A is reset, all internal circuits are placed in the reset state except the microprocessor register bits. $0 = \text{Disables software reset to the XRT86VX38A device.}$ $1 = \text{Enables software reset to the XRT86VX38A device.}$
			To to	is reset, all internal circuits are placed in the reset state except the microprocessor register bits. 0 = Disables software reset to the XRT86VX38A device. 1 = Enables software reset to the XRT86VX38A device.



TABLE 190: LIU GLOBAL CONTROL REGISTER 1 (LIUGCR1)

Віт	Function	Түре	DEFAULT	Description-Operation
7	TxSYNC(Sect 13)	R/W	0	G.703 Section 13 Transmit Pulse When this bit is set to '1', the LIU transmitter will send a T1 synchronous waveform as described in Section 13 of ITU-T G.703, except with frequency equal to 1.544MHz. This register bit takes priority over every other LIU setting on the transmit path. 0 = Normal T1 pulse 1 = All channels transmit Synchronous signal at 1.544MHz
6	RxSYNC(Sect 13)	R/W	o roduct	G.703 Section 13 Receiver When this bit is set to '1', the CDR block of the receiver is configured to accept a waveform as described in Section 13 of ITU-T G.703 except with frequency equal to 1.544MHz. 0 = Normal T1 operation (Equalizer Bit Settings - EQU[4:0]) 1 = All channels receive Synchronous signal at 1.544MHz Note: 1. For the RxSync(Sect 13) mode, bit 1 in this register (0xFE1) must be set to '1' to enable ExLOS. This only applies to the receiver. Note: 2. If RLOS is required to meet G.775 in this mode (and not ExLOS), then the CLOS[5:0] bits in Register 0x0FN7 can be used. See Register 0x0FN7 for more details.
5-4	Gauge [1:0]	R/W	00/10	Wire Gauge Selector [1:0]: This bit together with Guage0 bit (bit 4 within this register) are used to select the wire gauge size as shown in the table below. GAUGE1 GAUGE0 Wire Size 0 0 22 and 24 Gauge 1 0 24 Gauge 1 26 Gauge
3	Reserved			This bit is not used
2	RXMUTE	R/W	0	Receive Output Mute: This bit permits the user to configure the Receive T1 Block to automatically pull its Recovered Data Output pins to GND anytime (and for the duration that) the Receive T1 LIU Block declares the LOS defect condition. In other words, if this feature is enabled, the Receive T1 LIU Block will automatically "mute" the Recovered data that is being routed to the Receive T1 Framer block anytime (and for the duration that) the Receive T1 LIU Block declares the LOS defect condition. 0 – Disables the "Muting upon LOS" feature. 1 – Enables the "Muting upon LOS" feature. Note: The receive clock is not muted when this feature is enabled.

8-CHANNEL T1/E1/J1 FRAMER/LIU COMBO - T1 REGISTER DESCRIPTION

TABLE 190: LIU GLOBAL CONTROL REGISTER 1 (LIUGCR1)

HEX ADDRESS: 0x0FE1

Віт	Function	TYPE	DEFAULT	DESCRIPTION-OPERATION		
1	EXLOS			Extended LOS Enable:		
				This bit allows users to extend the number of zeros at the receive input before RLOS is declared.		
				When Extended LOS is enabled, the Receive T1 LIU Block will declare RLOS condition when it receives 4096 number of consecutive zeros at the receive input.		
				When Extended LOS is disabled, the Receive T1 LIU Block will declare RLOS condition when it receives 175 number of consecutive zeros at the receive input.		
				0 = Disables the Extended LOS Feature.		
	>			1 = Enables the Extended LOS Feature.		
0	ICT O	R/W	0	In-Circuit-Testing Enable:		
	TO TO	Dr		This bit allows users to tristate the output pins of all channels for incircuit testing purposes.		
	Š	500	140	When In-Circuit-Testing is enabled, all output pins of the XRT86VX38A are "Tri-stated". When In-Circuit-Testing is disabled,		
		'Ox	Cix	all output pins will resume to normal condition.		
	9)	5 6	0	0 = Disables the In-Circuit-Testing Feature.		
	Ť.	0/	0	1 = Enables the In-Circuit-Testing Feature.		
	nay no longues					
TABLE	ABLE 191: LIU GLOBAL CONTROL REGISTER 2 (LIUGCR2) HEX ADDRESS: 0x0FE2					

Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION
7	Force to "0"	R/W	0	Set to "0"
6-0	Reserved	R/W	0	These Bits Are Not Used
				OBS) PROTUPE
TABLE	192: LIU GLOBAL CON	TROL RE	GISTER 3 (LIUGCR3) HEX ADDRESS: 0x0FE4
D	F	T	D	D

TABLE 192: LIU GLOBAL CONTROL REGISTER 3 (LIUGCR3)

₩ HEX	ADDRESS:	0x0FE4
--------------	----------	--------

Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION
7-0	Reserved	R/W	0	These Bits are Not Used.





REV. 1.0.0

TABLE 193: LIU GLOBAL CONTROL REGISTER 4 (LIUGCR4)

Віт	Function	Түре	DEFAULT		DESCRIPTION-OPERATION
7-4	Reserved	R/W	0		
3-0	CLKSEL[3:0]	R/W	0001		tt [3:0] by users to select the programmable input clock (IN input pin, according to the table below.
				CLKSEL[3:0]	CLOCK RATE OF THE MCLKIN INPUT PIN
				0000	2.048MHz
		<i>></i>		0001	1.544MHz
	%	20	roduction of the state of the s	0010 - 0111	Reserved
		5 1	6	1000	4.096MHz
		270	de	1001	3.088MHz
		2	O' C'A	1010	8.192MHz
		170	O/C	1011	6.176MHz
			72 1	1100	16.384MHz
			1	1101	12.352MH
			10	1110	2.048MHz
				1111	1.544MHz
				Note: User must the MCLK	2.048MHz 1.544MHz provide any one of the above clock frequencies to lin input pin for the device to be functional.



TABLE 194: LIU GLOBAL CONTROL REGISTER 5 (LIUGCR5)

HEX ADDRESS: 0x0FEA

Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION
7-1	Reserved	-	0	These bits are reserved
0	GCHIS0	RUR/ WC	0	Global Channel 0 Interrupt Status Indicator This Reset-Upon-Read bit field indicates whether or not an interrupt has occurred on Channel 0 within the XRT86VX38A device since the last read of this register. 0 = Indicates that No interrupt has occurred on Channel 0 within the XRT86VX38A device since the last read of this register. 1 = Indicates that an interrupt has occurred on Channel 0 within the XRT86VX38A device since the last read of this register.

8-CHANNEL T1/E1/J1 FRAMER/LIU COMBO - T1 REGISTER DESCRIPTION

TABLE 195: LIU TRANSMIT BITS ENABLE (LIUTXBITSEN)

HEX ADDRESS: 0x0FF0

Віт	Function	ТҮРЕ	DEFAULT	DESCRIPTION-OPERATION
7	Ch. 7 Tx BITS Enable	R/W	9/0	These bits control the Transmit BITS enable feature for each channel. Each channel's Tx BITS operation can be controlled independently
6	Ch. 6 Tx BITS Enable	R/W	070	from the other channels.
5	Ch.5 Tx BITS Enable	R/W	0	0 - Disable the Transmit BITS feature. 1 - Enable the Transmit BITS feature.
4	Ch.4 Tx BITS Enable	R/W	00,*	Notes: 1. The global Transmit BITS enable is found in the LIUGCR1,
3	Ch.3 Tx BITS Enable	R/W	0	Register 0x0FE1 bit 7
2	Ch.2 Tx BITS Enable	R/W	0	ord sing shr.
1	Ch.1 Tx BITS Enable	R/W	0	TOP TOP
0	Ch.0 Tx BITS Enable	R/W	0	d an ed.


TABLE 196: LIU RECEIVE BITS ENABLE (LIURXBITSEN)

1	Ch.1 Tx BITS Enable	R/W	0	To the one
0	Ch.0 Tx BITS Enable	R/W	0	d an ed.
טט				OBS FACTURES
TABLE	196: LIU RECEIVE BI	TS ENA	BLE (LIUR)	XBITSEN) HEX ADDRESS: 0x0FF1
Віт	Function	TYPE	DEFAULT	DESCRIPTION-OPERATION
7	Ch. 7 Rx BITS Enable	R/W	0	These bits control the Receive BITS enable feature for each channel.
6	Ch. 6 Rx BITS Enable	R/W	0	Each channel's Rx BITS operation can be controlled independently from the other channels.
5	Ch.5 Rx BITS Enable	R/W	0	0 - Disable the Receive BITS feature. 1 - Enable the Receive BITS feature.
4	Ch.4 Rx BITS Enable	R/W	0	Notes: 1. The global Receive BITS enable is found in the LIUGCR1,
3	Ch.3 Rx BITS Enable	R/W	0	Register 0x0FE1 bit 6
2	Ch.2 Rx BITS Enable	R/W	0	
1	Ch.1 Rx BITS Enable	R/W	0]
0	Ch.0 Rx BITS Enable	R/W	0	


ORDERING INFORMATION

PRODUCT NUMBER	PACKAGE	OPERATING TEMPERATURE RANGE
XRT86VX38AIB256	256 PIn Fine Pitch Ball Grid Array	-40°C to +85°C
XRT86VX38AIB329	329 PIn Fine Pitch Ball Grid Array	-40°C to +85°C

PACKAGE DIMENSIONS FOR 256 PIN FINE PITCH BALL GRID ARRAY



PACKAGE DIMENSIONS FOR 329 PIN FINE PITCH BALL GRID ARRAY



8-CHANNEL T1/E1/J1 FRAMER/LIU COMBO - T1 REGISTER DESCRIPTION

REV. 1.0.0

REVISION HISTORY

REVISION #	DATE	DESCRIPTION
1.0.0	July 2013	Initial Release of the XRT86VX38A T1 Register Description Datasheet. (ECN 1333-26

cts contained in this res no responsibility and maker ed here in res infor res

EXAR Corporation reserves the right to make changes to the products contained in this publication in order to improve design, performance or reliability. EXAR Corporation assumes no responsibility for the use of any circuits described herein, conveys no license under any patent or other right, and makes no representation that the circuits are free of patent infringement. Charts and schedules contained here in are only for illustration purposes and may vary depending upon a user's specific application. While the information in this publication has been carefully checked; no responsibility, however, is assumed for inaccuracies.

EXAR Corporation does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications unless EXAR Corporation receives, in writing, assurances to its satisfaction that: (a) the risk of injury or damage has been minimized; (b) the user assumes all such risks; (c) potential liability of EXAR Corporation is adequately protected under the circumstances.

Copyright 2013 EXAR Corporation

Datasheet July 2013.

Send your technical inquiry with technical details to our email hotline: commtechsupport@exar.com.

Reproduction, in part or whole, without the prior written consent of EXAR Corporation is prohibited.