OCTAL T1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR

AUGUST 2010

GENERAL DESCRIPTION

The XRT83VL38 is a fully integrated Octal (eight channel) long-haul and short-haul line interface unit for T1 (1.544Mbps) 100Ω , E1 (2.048Mbps) 75Ω or 120Ω , J1 110Ω or BITS Timing applications.

In long-haul applications the XRT83VL38 accepts signals that have been attenuated from 0 to 36dB at 772kHz in T1 mode (equivalent of 0 to 6000 feet of cable loss) or 0 to 43dB at 1024kHz in E1 mode.

In T1 applications, the XRT83VL38 can generate five transmit pulse shapes to meet the short-haul Digital Cross-Connect (DSX-1) template requirements as well as for Channel Service Units (CSU) Line Build Out (LBO) filters of 0dB, -7.5dB -15dB and -22.5dB as required by FCC rules. It also provides programmable transmit pulse generators for each channel that can be used for output pulse shaping allowing performance improvement over a wide variety of conditions (The arbitrary pulse generators are available in both T1 and E1 modes).

The XRT83VL38 provides both a parallel/serial **Host** microprocessor interface as well as a **Hardware** mode for programming and control.

Both the B8ZS and HDB3 encoding and decoding functions are selectable as well as AMI. Two on-chip


crystal-less jitter attenuators with a 32 or 64 bit FIFO can be placed in the receive and the transmit paths with loop bandwidths of less than 3Hz. The XRT83VL38 provides a variety of loop-back and diagnostic features as well as transmit driver short circuit detection and receive loss of signal monitoring. It supports internal impedance matching for 75 Ω , 100 Ω , 110 Ω and 120 Ω for both transmitter and receiver. In the absence of the power supply, the transmit outputs and receive inputs are tri-stated allowing for redundancy applications The chip includes an integrated programmable clock multiplier that can synthesize T1 or E1 master.

APPLICATIONS

- BITS Timing
- T1 Digital Cross-Connects (DSX-1)
- ISDN Primary Rate Interface
- CSU/DSU E1/T1/J1 Interface
- T1/E1/J1 LAN/WAN Routers
- Public switching Systems and PBX Interfaces
- T1/E1/J1 Multiplexer and Channel Banks

Features (See Page 2)





Exar Corporation 48720 Kato Road, Fremont CA, 94538 • (510) 668-7000 • FAX (510) 668-7017 • www.exar.com





OCTAL T1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR




FIGURE 2. BLOCK DIAGRAM OF THE XRT83VL38 T1/E1/J1 LIU (HARDWARE MODE)

FEATURES

- Supports Section 13 Synchronization Interface in ITU G 703 for both Transmit and Receive Paths
- Fully integrated eight channel long-haul or short-haul transceivers for E1,T1 or J1 applications
- Adaptive Receive Equalizer for up to 36dB cable attenuation
- Programable Transmit Pulse Shaper for E1,T1 or J1 short-haul interfaces
- Five fixed transmit pulse settings for T1 short-haul applications plus a fully programmable waveform generator for transmit output pulse shaping available for both T1 and E1 modes
- Transmit Line Build-Outs (LBO) for T1 long-haul application from 0dB to -22.5dB in three 7.5dB steps
- Selectable receiver sensitivity from 0 to 36dB cable loss for T1 @772kHz and 0 to 43dB for E1 @1024kHz
- Receive monitor mode handles 0 to 29dB resistive attenuation along with 0 to 6dB of cable attenuation for E1 and 0 to 3dB of cable attenuation for T1 modes
- Supports 75 Ω and 120 Ω (E1), 100 Ω (T1) and 110 Ω (J1) applications
- Internal and/or external impedance matching for 75 Ω , 100 Ω , 110 Ω and 120 Ω
- Tri-State transmit output and receive input capability for redundancy applications
- Provides High Impedance for Tx and Rx during power off
- Transmit return loss meets or exceeds ETSI 300-166 standard
- On-chip digital clock recovery circuit for high input jitter tolerance
- Crystal-less digital jitter attenuator with 32-bit or 64-bit FIFO selectable in transmit or receive paths
- On-chip frequency multiplier generates T1 or E1 Master clocks
- High receiver interference immunity
- On-chip transmit short-circuit protection and limiting, and driver fail monitor output (DMO)



OCTAL T1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR

- Receive loss of signal (RLOS) output
- On-chip HDB3/B8ZS/AMI encoder/decoder functions
- QRSS pattern generator and detection for testing and monitoring
- Error and Bipolar Violation Insertion and Detection
- Receiver Line Attenuation Indication Output in 1dB steps
- Network Loop-Code Detection for automatic Loop-Back Activation/Deactivation
- Transmit All Ones (TAOS) and In-Band Network Loop Up and Down code generators
- Supports Local Analog, Remote, Digital and Dual Loop-Back Modes
- Meets or exceeds T1 and E1 short-haul and long-haul network access specifications in ITU G.703, G.775, G.736 and G.823; TR-TSY-000499; ANSI T1.403 and T1.408; ETSI 300-166 and AT&T Pub 62411
- Supports both Hardware and Host (parallel or serial) Microprocessor interface for programming
- Programmable Interrupt
- Low power dissipation
- Logic inputs accept either 3.3V or 5V levels
- Dual 3.3V and 1.8V Supply Operation
- 225 ball BGA package
- -40°C to +85°C Temperature Range

ORDERING INFORMATION

| PART NUMBER | PACKAGE | OPERATING TEMPERATURE RANGE |
|-------------|---|-----------------------------|
| XRT83VL38IB | 225 Ball BGA | -40°C to +85°C |
| | Cor O m | n. |
| | a can | |
| | Contraction of the second s | act this |
| | | T. Con |

OCTAL T1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR

FIGURE 3. PACKAGE PIN OUT

| | KE J. | | | | | | | | | | | | | | | | | |
|--------------------------|---------|---------|---|---------|---------|--------|----------------------|-----------|-----------|----------|---------|----------|---------|---------|----------------|---------------|----------|----|
| DVDD_DR | NC12 | RTIP_3 | RRING_3 | NC11 | RRING_2 | RTIP_2 | RNEG_2 | GAUGE | ονοοο_μΡ | RTIP_6 | RRING_6 | SENSE | SER_PAR | RRING_7 | RTIP_7 | RVDD_7 | DGND | 18 |
| RCLK_3 | RPOS_3 | TGND_3 | RGND_3 | TVDD_3 | TTIP_2 | RGND_2 | DGND | AGND_BIAS | AVDD_BIAS | RPOS_6 | RGND_6 | RVDD_6 | TRING_7 | RGND_7 | RPOS_7 | DMO_6 | RNEG_7 | 17 |
| RLOS_3 | RNEG_3 | TTIP_3 | RVDDD_3 | TRING_3 | TVDD_2 | RVDD_2 | RCLK_2 | PTS1 | RXON | INT | RNEG_6 | TTIP_6 | TTIP_7 | TGND_7 | TGND_6 | RCLK_7 | TCLK_6 | 16 |
| TCLK_2 | TNEG_3 | DMO_2 | RPOS_2 | TGND_2 | TRING_2 | DGND | RLOS_2 | RLOS_6 | DVDD_DR | PTS2 | RCLK_6 | TVDD_6 | | TRING_6 | RLOS_7 | TCLK_7 | 9_SOTT | 15 |
| JASEL0 | TPOS_2 | TCLK_3 | TPOS_3 | 0,0 | | 0 | | | | | | | | TNEG_7 | TPOS_7 | TNEG_6 | DMO_7 | 14 |
| TXON_0 JASELO | JASEL1 | DMO_3 | TNEG_2 | | Q V | 5 |) () | | | | | | | TXON_7 | µРСLK | TXON_5 TNEG_6 | TXON_4 | 13 |
| [7]A | TX0N_3 | TXON_2 | TXON_1 | | Q | 60 | , () , () , () | 2 | | | | | | TXON_6 | TERSEL1 RXMUTE | TEST | ICT | 12 |
| A[3] | A[6] | A[5] | A[4] | | | 9 | 9 | 2 | Dr | | | | | TERSELO | TERSEL1 | RXTSEL | TXTSEL | 1 |
| [1]A | A[2] | A[0] | DVDD_PDR | | | • | 9J | VL38 | iew) | I BGA | ж Л | | | RXRES1 | HW_HOST | אמק_ממעם | RXRES0 | 10 |
| DVDD | DGND | DGND | DVDD_DR | | | | | KRT83 | (Top V | 225 Ball | 1 | 85 | | DVDD_DR | DGND | [1]D | D[3] | 6 |
| CLKSELO | CLKSEL1 | CLKSEL2 | DGND | | | | | | Č | R. | 0 | 20 7- | ion on | DGND | RESET | D[2] | D[4] | 80 |
| ALE_AS | S | | <u>WR_RW</u> | | | | | | | | 6 | 30 | 15 | DIO | [7]D | D[6] | D[5] | 7 |
| RDY_DTACK ALE_AS CLKSELO | TAOS_1 | TAOS_3 | DMO_0 TAOS_0 WR_RW DGND DVDD_DR DVDD_PDR A(4) TXON_1 TNEG_2 TPOS_3 RPOS_2 | | | | | | | | | Ś | °C. | TAOS_7 | TAOS_4 | TAOS_5 | TAOS_6 | 9 |
| TAOS_2 | TNEG_1 | TPOS_0 | DMO_0 | RVDD_1 | | | | | | | | | | DMO_4 | TCLK_5 | TPOS_5 | TNEG_5 | 5 |
| TPOS_1 | TCLK_0 | TNEG_0 | DM0_1 | TVDD_0 | TVDD_1 | | RLOS_1 | DVDD_DR | SR_DR | GNDPLL_2 | RNEG_5 | TRING_5 | DMO_5 | TVDD_4 | RNEG_4 | TNEG_4 | TPOS_4 | 4 |
| TCLK_1 | RCLK_0 | RLOS_0 | TGND_0 | TTIP_0 | TRING_1 | RGND_1 | RCLK_1 | | GNDPLL_1 | RCLK_5 | RPOS_5 | RVDD_5 | TGND_5 | TGND_4 | TCLK_4 | RCLK_4 | RLOS_4 | ю |
| RNEG_0 | RPOS_0 | RVDD_0 | RGND_0 | TRING_O | TGND_1 | RPOS_1 | RNEG_1 | VDDPLL_2 | DGND | RLOS_5 | RGND_5 | ПР_5 | TRING_4 | TTIP_4 | RGND_4 | RPOS_4 | RVDD_4 | 2 |
| DGND | TDO | RTIP_0 | RRING_0 | TMS | RRING_1 | RTIP_1 | MCLKOUT | MCLKE1 | MCLKT1 | RTIP_5 | RRING_5 | TCK | TVDD_5 | TDI | RRING_4 | RTIP_4 | אמק_ממעם | ÷ |
| ۲ | Ш | C | Δ | ш | ш | G | Т | ر ا | X | | Σ | Z | ٩ | Ŕ | F | \supset | > | |





REV. 1.0.1



OCTAL T1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR

GENERAL DESCRIPTION 1 Applications 1 Block Diagram of the XRT83VL38 T1/E1/J1 LIU (Host Mode) 1 Block Diagram of the XRT83VL38 T1/E1/J1 LIU (Hardware Mode) 2 Features 2 Ordering Information 3 Package Pin Out 4 **PIN DESCRIPTION BY FUNCTION 5 Receive Sections 5 Transmitter Sections 7** ISL. proproce. er Attenuator 1 lock Synthesizer 14 Jarm Functions/Redundan. Serial Microprocessor Interface 4. Power and Ground 21 FUNCTIONAL DESCRIPTION 23 Master Clock Generator 23 `*'o Input Clock Source 23 `*'o Input Clock Source 23 `*'o Generator 24 `''I Mode and RL 4RLOS C '4R' Microprocessor Interface 11 Simplified Diagram of -15dB T1/E1 Short Haul Mode and RLOS Condition 25 Simplified Diagram of -29dB T1/E1 Gain Mode and RLOS Condition 26 Con. Simplified Diagram of -36dB T1/E1 Long Haul Mode and RLOS Condition 26 Simplified Diagram of Extended RLOS mode (E1 Only) 27 Receive HDB3/B8ZS Decoder 27 Recovered Clock (RCLK) Sampling Edge 27 Receive Clock and Output Data Timing 28 Jitter Attenuator 28 Gapped Clock (JA Must be Enabled in the Transmit Path) 28 Maximum Gap Width for Multiplexer/Mapper Applications 28 Arbitrary Pulse Generator for T1 and e1 29 Arbitrary Pulse Segment Assignment 29 **TRANSMITTER 29 Digital Data Format 29** Transmit Clock (TCLK) Sampling Edge 29 Transmit Clock and Input Data Timing 30 Transmit HDB3/B8ZS Encoder 30 Examples of HDB3 Encoding 30 Examples of B8ZS Encoding 30 30 Driver Failure Monitor (DMO) 31



Transmit Pulse Shaper & Line Build Out (LBO) circuit 31 Receive Equalizer Control and Transmit Line Build-Out Settings 31 **Transmit and Receive Terminations 33** RECEIVER (Channels 0 - 7) 33 Internal Receive Termination Mode 33 **Receive Termination Control 33** Simplified Diagram for the Internal Receive and Transmit Termination Mode 33 **Receive Terminations 34** Simplified Diagram for T1 in the External Termination Mode (RXTSEL= 0 & TXTSEL= 0) 34 Simplified Diagram for E1 in External Receive Termination Mode (RXTSEL= 0) and Internal Transmit Termination Mode (TXTEL= 1) 35 TRANSMITTER (Channels 0 - 7) 35 Transmit Termination Mode 35 Termination Select Control 35 External Transmit Termination Mode 35 Transmit Terminations 36 duct (or S 36 36 REDUNDANCY APPLICATIONS 36 **TYPICAL REDUNDANCY SCHEMES**37 Simplified Block Diagram of the Transmit Section for 1:1 & 1+1 Redundancy 38 Simplified Block Diagram - Transmit 2 Simplified Block Diagram - Receive Section for N+D Keuman Pattern Transmit and Detect Function 41 Pattern transmission control 41 Transmit All Ones (TAOS) 41 Network Loop Code Detection and Transmission 41 Loop-Code Detection Control 41 Transmit and Detect Quasi-Random Signal Source (TDQRSS) 42 Loop-Back Modes 43 Simplified Block Diagram - Receive Section for 1:1 and 1+1 Redundancy 38 Local Analog Loop-Back (ALOOP) 43 Local Analog Loop-back signal flow 43 Remote Loop-Back (RLOOP) 44 Remote Loop-back mode with jitter attenuator selected in receive path 44 Remote Loop-back mode with jitter attenuator selected in Transmit path 44 Digital Loop-Back (DLOOP) 45 Digital Loop-back mode with jitter attenuator selected in Transmit path 45 Dual Loop-Back 45 Signal flow in Dual loop-back mode 45 **MICROPROCESSOR INTERFACE 46** Serial Microprocessor Interface Block 46 Simplified Block Diagram of the Serial Microprocessor Interface 46 Serial Timing Information 46 Timing Diagram for the Serial Microprocessor Interface 46



24-Bit Serial Data Input Descritption 46 ADDR[7:0] (SCLK1 - SCLK8) 47 R/W (SCLK9) 47 Dummy Bits (SCLK10 - SCLK16) 47 DATA[7:0] (SCLK17 - SCLK24) 47 8-Bit Serial Data Output Description 47 Timing Diagram for the Microprocessor Serial Interface 47 Microprocessor Serial Interface Timings (TA = 250C, $VDD=3.3V \pm 5\%$ and load = 10pF) 48 48 Parallel Microprocessor Interface Block 48 Selecting the Microprocessor Interface Mode 48 Simplified Block Diagram of the Microprocessor Interface Block 49 The Microprocessor Interface Block Signals 49 XRT83VL38 Microprocessor Interface Signals that exhibit constant roles in both Intel and Motorola Modes 49 Intel mode: Microprocessor Interface Signals 50 Motorola Mode: Microprocessor Interface Signals 50 Intel Mode Programmed I/O Access (Asynchronous) 50 Intel µP Interface Signals During Programmed I/O Read and Write Operations 51 Motorola Mode Programmed I/O Access (Asynchronous) 52 Intel Microprocessor Interface Timing Specifications 52 Motorola 68K µP Interface Signals During Programmed I/O Read and Write Operations 53 Motorola 68K Microprocessor Interface Timing Specifications 53 Microprocessor Register Tables 53 Microprocessor Register Address 54 Microprocessor Register Bit Description 54 Microprocessor Register Descriptions 57 Microprocessor Register #0, Bit Description 57 Microprocessor Register #1, Bit Description 59 Microprocessor Register #2, Bit Description 61 Microprocessor Register #3, Bit Description 63 Microprocessor Register #4, Bit Description 64 Microprocessor Register #5, Bit Description 66 Microprocessor Register #6, Bit Description 68 Microprocessor Register #7, Bit Description 69 Microprocessor Register #8, Bit Description 70 Microprocessor Register #9, Bit Description 70 Microprocessor Register #10, Bit Description 71 Microprocessor Register #11, Bit Description 71 Microprocessor Register #12, Bit Description 72 Microprocessor Register #13, Bit Description 72 Microprocessor Register #14, Bit Description 73 Microprocessor Register #15, Bit Description 73 Microprocessor Register #128, Bit Description 74 clock select register 75 Register 0x81h Sub Registers 75 Microprocessor Register #129, Bit Description 75

Microprocessor Register #130, Bit Description 76 Microprocessor Register #131, Bit Description 77 Microprocessor Register #192, Bit Description 78 **ELECTRICAL CHARACTERISTICS 79 Absolute Maximum Ratings 79** DC Digital Input and Output Electrical Characteristics 79 XRT83VL38 Power Consumption 79 E1 Receiver Electrical Characteristics 80 T1 Receiver Electrical Characteristics 81 E1 Transmit Return Loss Requirement 81 E1 Transmitter Electrical Characteristics 82 T1 Transmitter Electrical Characteristics 82 ITU G.703 Pulse Template 83 Transmit Pulse Mask Specification 83 ITU G.703 Section 13 Synchronous Interface Pulse Template 84 E1 Synchronous Interface Transmit Pulse Mask Specification 84 DSX-1 Pulse Template (normalized amplitude) 85 DSX1 Interface Isolated pulse mask and corner points 85 AC Electrical Characteristics 86 Transmit Clock and Input Data Timing 86 Receive Clock and Output Data Timing 87/ Microprocesso. Intel Interface Timing - Async.. Intel Asynchronous Programmed I/O Internac Asynchronous Mode 1 - Intel 8051 and 80188 Interface Tim. Motorola Asychronous Interface Timing 89 Motorola 68K Asynchronous Programmed I/O Interface Timing 89 Asynchronous - Motorola 68K - Interface Timing Specification 89 Microprocessor Interface Timing - Reset Pulse Width 89 "mansions 90 "Arrav (Bottom View) 90 Microprocessor Interface I/O Timing 87 **REVISIONS 91**





XRT83VL38

PIN DESCRIPTION BY FUNCTION

RECEIVE SECTIONS

| SIGNAL NAME | LEAD # | Түре | DESCRIPTION |
|------------------|------------|----------|--|
| RxON | K16 | I | Receiver On - Harware Mode |
| | | | Writing a "1" to this pin in Hardware mode turns on the Receive Sections of all chan- nels. Writing a "0" shuts off the Receiver Sections of all channels. |
| RLOS_0 | C3 | 0 | Receiver Loss of Signal for Channel_ 0: |
| | | | This output signal goes "High" for at least one RCLK_0 cycle to indicate loss of signal at the receive 0 input. RLOS will remain "High" for the entire duration of the Loss of Signal detected by the receiver logic. SEE"RECEIVER LOSS OF SIGNAL (RLOS)" ON PAGE 25. |
| | | | Receiver Loss of Signal for Channel _1 |
| RLOS_1 | H4 | 1 | Receiver Loss of Signal for Channel _2 |
| RLOS_2 | H15 | P.A. | Receiver Loss of Signal for Channel _3 |
| RLOS_3 | A16 | ` | Receiver Loss of Signal for Channel _4 |
| RLOS_4 | V3 | S | Receiver Loss of Signal for Channel_ 5 |
| RLOS_5 | L2 | | Receiver Loss of Signal for Channel _6 |
| RLOS_6 RLOS_7 | J15 T15 | 2 | Receiver Loss of Signal for Channel _7 |
| | 115 | | |
| RCLK_0 | B3 | 0 | Receiver Clock Output for Channel _0 |
| RCLK_1 | H3 | | Receiver Clock Output for Channel _1 |
| RCLK_2 | H16 | | Receiver Clock Output for Channel _2 |
| RCLK_3 | A17 | | Receiver Clock Output for Channel _3 |
| RCLK_4 | U3 | | Receiver Clock Output for Channel _4 |
| RCLK_5 | L3 | | Receiver Clock Output for Channel 5 |
| RCLK_6 | M15 | | Receiver Clock Output for Channel _6 |
| RCLK_7 | U16 | | Receiver Clock Output for Channel _7 |
| RNEG_0 | A2 | 0 | Receiver Negative Data Output for Channel_0 - Dual-Rail mode |
| | | | This signal is the receive negative-rail output data. |
| LCV_0 | A2 | | Line Code Violation Output for Channel_0 - Single-Rail mode |
| | | | This signal goes "High" for one RCLK_0 cycle to indicate a code violation is detected in the received data of Channel _0. If AMI coding is selected, every bipolar violation received will cause this pin to go "High". |
| RNEG 1 | H2 | | Receiver Negative Data Output for Channel _1 |
| LCV_1 | | | Line Code Violation Output for Channel _1 |
| RNEG_2 | H18 | | Receiver Negative Data Output for Channel _2 |
| LCV_2 | | | Line Code Violation Output for Channel _2 |
| RNEG_3 | B16 | | Receiver Negative Data Output for Channel _3 |
| LCV_3 | - | | Line Code Violation Output for Channel _3 |
| RNEG_4 | T4 | | Receiver Negative Data Output for Channel _4 |
| LCV_4 | | | Line Code Violation Output for Channel _4 |
| RNEG_5 | M4 | | Receiver Negative Data Output for Channel _5 |
| LCV_5 | | | Line Code Violation Output for Channel _5 |
| RNEG_6 | M16 | | Receiver Negative Data Output for Channel _6 |
| LCV_6 | | | Line Code Violation Output for Channel _6 |
| RNEG_7 | V17 | | Receiver Negative Data Output for Channel _7 |
| LCV_7 | | | Line Code Violation Output for Channel _7 |

OCTAL T1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR

REV. 1.0.1

E

| SIGNAL NAME | LEAD # | Түре | DESCRIPTION |
|-------------|--------|------|---|
| RPOS_0 | B2 | 0 | Receiver Positive Data Output for Channel _0 - Dual-Rail mode |
| | | | This signal is the receive positive-rail output data sent to the Framer. |
| | | | Receiver NRZ Data Output for Channel _0 - Single-Rail mode |
| RDATA_0 | B2 | | This signal is the receive output data. |
| | | | Receiver Positive Data Output for Channel _1 |
| RPOS_1 | G2 | | Receiver NRZ Data Output for Channel _1 |
| RDATA_1 | | | Receiver Positive Data Output for Channel _2 |
| RPOS_2 | D15 | | Receiver NRZ Data Output for Channel _2 |
| RDATA_2 | | | Receiver Positive Data Output for Channel _3 |
| RPOS_3 | B17 | | Receiver NRZ Data Output for Channel _3 |
| RDATA_3 | | | Receiver Positive Data Output for Channel _4 |
| RPOS_4 | U2 | | Receiver NRZ Data Output for Channel _4 |
| RDATA_4 | | Q' | Receiver Positive Data Output for Channel _5 |
| RPOS_5 | М3 | Q'A | Receiver NRZ Data Output for Channel _5 |
| RDATA_5 | | , °Q | Receiver Positive Data Output for Channel _6 |
| RPOS_6 | L17 | | Receiver NRZ Data Output for Channel 6 |
| RDATA_6 | | | Receiver Positive Data Output for Channel _7 |
| RPOS_7 | T17 | | Receiver NRZ Data Output for Channel _7 |
| RDATA_7 | | | |
| RTIP_0 | C1 | I | Receiver Differential Tip Input for Channel _0 |
| | | | Positive differential receive input from the line |
| RTIP_1 | G1 | | Receiver Differential Tip Input for Channel _1 |
| RTIP_2 | G18 | | Receiver Differential Tip Input for Channel _2 |
| RTIP_3 | C18 | | Receiver Differential Tip Input for Channel _3 |
| RTIP_4 | U1 | | Receiver Differential Tip Input for Channel _4 |
| RTIP_5 | L1 | | Receiver Differential Tip Input for Channel _5 |
| RTIP_6 | L18 | | Receiver Differential Tip Input for Channel _6 |
| RTIP_7 | T18 | | Receiver Differential Tip Input for Channel_7 |
| RRING_0 | D1 | I | Receiver Differential Ring Input for Channel _0 |
| | | | Negative differential receive input from the line |
| RRING_1 | F1 | | Receiver Differential Ring Input for Channel 1 |
| RRING_2 | F18 | | Receiver Differential Ring Input for Channel 2 |
| RRING_3 | D18 | | Receiver Differential Ring Input for Channel _2 Receiver Differential Ring Input for Channel _3 Receiver Differential Ring Input for Channel _4 |
| RRING_4 | T1 | | Receiver Differential Ring Input for Channel _4 |
| RRING_5 | M1 | | Receiver Differential Ring Input for Channel _5 |
| RRING_6 | M18 | | Receiver Differential Ring Input for Channel _6 |
| RRING_7 | R18 | | Receiver Differential Ring Input for Channel _7 |
| RXMUTE | T12 | I | Receive Data Muting |
| | | | When a LOS condition occurs, the outputs RPOS_n/RNEG_n will be muted, (forced to |
| | | | ground) to prevent data chattering. |
| | | | Tie this pin "Low" to disable the muting function. |
| | | | Notes: |
| | | | 1. This pin is internally pulled "High" with a 50k Ω resistor. |
| | | | 2. In Hardware mode, all receive channels share the same RXMUTE control |
| | | | function. |



REV. 1.0.1

OCTAL T1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR

| SIGNAL NAME | LEAD # | Түре | | DESCRIPTION | | | | | |
|------------------|----------------------|-------------|--|--|------------------|--|--|--|--|
| RXRES1 RXRES0 | R10 V10 | I | Receive Exte Receive Exte These pins d | Receive External Resistor Control Pins - Hardware mode Receive External Resistor Control Pin 1: Receive External Resistor Control Pin 0: These pins determine the value of the external Receive fixed resistor according to the following table: | | | | | |
| | | | | RXRES1 | RXRES0 | Required Fixed External RX Resistor | | | |
| | | | | 0 | 0 | No External Fixed Resistor | | | |
| | | | | 0 | 1 | 240Ω | | | |
| | | ふ | | 1 | 0 | 210Ω | | | |
| | Q | 2 | | 1 | 1 | 150Ω | | | |
| | | С С С | Note: These | e pins are inte | rnally pulled "L | ow" with a 50k Ω resistor. | | | |
| RCLKE | J16 | I | | - | rdware mode | | | | |
| | | 9 | | | | NEG_n on the falling edge of RCI ed on the rising edge of RCLK_n. | | | |
| | | | | · · · · · · · · · · · · · · · · · · · | = | 1 - Host mode | | | |
| µPTS1 | J16 | | This pin along with μ PTS2 (pin 128) is used to select the microprocessor type. SEE MICROPROCESSOR TYPE SELECT INPUT PINS - HOST MODE:" ON PAGE 12. Note: This pin is internally pulled "Low" with a 50k Ω resistor. | | | | | | |
| | | | NOTE: This p | oin is internally | y pulled "Low" | with a 50k Ω resistor. | | | |
| TRANSMITTE | TRANSMITTER SECTIONS | | | | | | | | |
| SIGNAL NAME | | Type | | 0 | Der | SCRIPTION | | | |

TRANSMITTER SECTIONS

| SIGNAL NAME | LEAD # | Түре | DESCRIPTION |
|-------------|--------|------|---|
| E | L15 | I | Transmit Clock Edge - Hardware mode |
| | | | Set this pin "High" to sample transmit input data on the rising edge of TCLK_n. With this pin tied "Low", input data are sampled on the falling edge of TCLK_n. |
| | | | Microprocessor Type Select Input pin 2 Host mode |
| µPTS2 | L15 | | This pin along with µPTS1 (pin 133) selects the microprocessor type. SEE"MICRO- PROCESSOR TYPE SELECT INPUT PINS - HOST MODE:" ON PAGE 12. |
| | | | Note: This pin is internally pulled "Low" with a 50k Ω resistor. |
| TTIP_0 | E3 | 0 | Transmitter Tip Output for Channel _0 |
| | | | Positive differential transmit output to the line. |
| TTIP_1 | G4 | | Transmitter Tip Output for Channel _1 |
| TTIP_2 | F17 | | Transmitter Tip Output for Channel _2 |
| TTIP_3 | C16 | | Transmitter Tip Output for Channel _3 |
| TTIP_4 | R2 | | Transmitter Tip Output for Channel _4 |
| TTIP_5 | N2 | | Transmitter Tip Output for Channel _5 |
| TTIP_6 | N16 | | Transmitter Tip Output for Channel _6 |
| TTIP_7 | P16 | | Transmitter Tip Output for Channel _7 |

OCTAL T1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR



| SIGNAL NAME | LEAD # | Түре | DESCRIPTION |
|-------------|--------|------|---|
| TRING_0 | E2 | 0 | Transmitter Ring Output for Channel _0 |
| | | | Negative differential transmit output to the line. |
| TRING_1 | F3 | | Transmitter Ring Output for Channel _1 |
| TRING_2 | F15 | | Transmitter Ring Output for Channel _2 |
| TRING_3 | E16 | | Transmitter Ring Output for Channel _3 |
| TRING_4 | P2 | | Transmitter Ring Output for Channel _4 |
| TRING_5 | N4 | | Transmitter Ring Output for Channel _5 |
| TRING_6 | R15 | | Transmitter Ring Output for Channel _6 |
| TRING_7 | P17 | | Transmitter Ring Output for Channel _7 |
| TPOS_0 | C5 | I | Transmitter Positive Data Input for Channel _0 - Dual-Rail mode |
| | | | This signal is the positive-rail input data for transmitter 0. |
| TDATA_0 | | | Transmitter 0 Data Input - Single-Rail mode |
| | | 9 | This pin is used as the NRZ input data for transmitter 0. |
| TPOS_1 | A4 | 1 | Transmitter Positive Data Input for Channel _1 |
| TDATA_1 | | ¥ | Transmitter 1 Data Input |
| TPOS_2 | B14 | | Transmitter Positive Data Input for Channel _2 |
| TDATA_2 | | | Transmitter 2 Data Input |
| TPOS_3 | D14 | • | Transmitter Positive Data Input for Channel _3 |
| TDATA_3 | | | Transmitter 3 Data Input |
| TPOS_4 | V4 | | Transmitter Positive Data Input for Channel _4 |
| TDATA_4 | | | Transmitter 4 Data Input |
| TPOS_5 | U5 | | Transmitter Positive Data Input for Channel _5 |
| TDATA_5 | | | Transmitter 5 Data Input |
| TPOS_6 | V15 | | Transmitter Positive Data Input for Channel _6 |
| TDATA_6 | | | Transmitter 6 Data Input |
| TPOS_7 | T14 | | Transmitter Positive Data Input for Channel 7 |
| TDATA_7 | | | Transmitter 7 Data Input |
| | | | Note: Internally pulled "Low" with a 50k Ω resistor for each channel. |

ha 50kD resistor 10 OBS HERCHUR THIS



OCTAL T1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR

| SIGNAL NAME | LEAD # | Түре | DESCRIPTION |
|-------------|--------|-------|---|
| TNEG_0 | C4 | I | Transmitter Negative NRZ Data Input for Channel _0 |
| | | | Dual-Rail mode |
| | | | This signal is the negative-rail input data for transmitter 0. |
| | | | Single-Rail mode |
| | | | This pin can be left unconnected. |
| CODES_0 | C4 | | Coding Select for Channel _0 - Hardware mode and Single-Rail mode |
| | | | Connecting this pin "Low" enables HDB3 in E1 or B8ZS in T1 encoding and decoding for Channel _0. Connecting this pin "High" selects AMI data format. |
| TNEG_1 | B5 | | Transmitter Negative NRZ Data Input for Channel _1 |
| CODES_1 | | | Coding Select for Channel _1 |
| TNEG_2 | D13 | | Transmitter Negative NRZ Data Input for Channel _2 |
| CODES 2 | | | Coding Select for Channel _2 |
| TNEG_3 | B15 | 1 | Transmitter Negative NRZ Data Input for Channel _3 |
| CODES_3 | | Px 'N | Coding Select for Channel _3 |
| TNEG_4 | U4 | | Transmitter Negative NRZ Data Input for Channel _4 |
| CODES_4 | | I S | Coding Select for Channel _4 |
| TNEG_5 | V5 | | Transmitter Negative NRZ Data Input for Channel _5 |
| CODES_5 | | | Coding Select for Channel _5 |
| TNEG_6 | U14 | | Transmitter Negative NRZ Data Input for Channel _6 |
| CODES_6 | | ¥۲ ا | Coding Select for Channel _6 |
| TNEG_7 | R14 | | Transmitter Negative NRZ Data Input for Channel _7 |
| CODES_7 | | | Coding Select for Channel _7 |
| | | | Note: Internally pulled "Low" with a 50k Ω resistor for each channel. |
| TCLK_0 | B4 | I | Transmitter Clock Input for Channel _0 - Host mode and Hardware mode |
| | | | E1 rate at 2.048MHz ± 50ppm. T1 rate at 1.544MHz ± 32ppm. |
| | | | During normal operation TCLK_0 is used for sampling input data at TPOS_0/ |
| | | | TDATA_0 and TNEG_0/CODES_0 while MCLK is used as the timing reference for the |
| | | | transmit pulse shaping circuit. |
| | | | Transmitter Clock Input for Channel 1 |
| TCLK_1 | A3 | | Transmitter Clock Input for Channel _2 |
| TCLK_2 | A15 | | Transmitter Clock Input for Channel 3 |
| TCLK_3 | C14 | | transmit pulse shaping circuit. Transmitter Clock Input for Channel _1 Transmitter Clock Input for Channel _2 Transmitter Clock Input for Channel _3 Transmitter Clock Input for Channel _4 Transmitter Clock Input for Channel _5 Transmitter Clock Input for Channel _6 Transmitter Clock Input for Channel _7 |
| TCLK_4 | Т3 | | Transmitter Clock Input for Channel _5 |
| TCLK_5 | T5 | | Transmitter Clock Input for Channel _6 |
| TCLK_6 | V16 | | Note: Interpoly pulled "Low" with a FOVO resister for all channels |
| TCLK_7 | U15 | | Note: Internally pulled "Low" with a $50k\Omega$ resistor for all channels. |

OCTAL T1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR

REV. 1.0.1

E

| SIGNAL NAME | LEAD # | Түре | DESCRIPTION |
|--|---|------|---|
| TAOS_0 | D6 | I | Transmit All Ones for Channel _0 - Hardware mode |
| | | | Setting this pin "High" enables the transmission of an "All Ones" Pattern from Channel _0. A "Low" level stops the transmission of the "All Ones" Pattern. |
| | | | Transmit All Ones for Channel _1 |
| TAOS_1 | B6 | | Transmit All Ones for Channel _2 |
| TAOS_2 | A5 | | Transmit All Ones for Channel _3 |
| TAOS_3 | C6 | | Transmit All Ones for Channel _4 |
| TAOS_4 | Т6 | | Transmit All Ones for Channel _5 |
| TAOS_5 | U6 | | Transmit All Ones for Channel _6 |
| TAOS_6 | V6 | | Transmit All Ones for Channel _7 |
| TAOS_7 | R6 | | Note: Internally pulled "Low" with a 50k Ω resistor for all channels. |
| TXON_0 | A13 | | Transmitter Turn On for Channel _0 |
| TXON_1 TXON_2 TXON_3 TXON_4 TXON_5 TXON_6 TXON_7 | D12 C12 B12 V13 U13 R12 R13 | dia | Hardware mode Setting this pin "High" turns on the Transmit and Receive Sections of Channel _0. When TXON_0 = "0" then TTIP_0 and TRING_0 driver outputs will be tri-stated. In Host mode The TXON_n bits in the channel control registers turn each channel Transmit and Receive section ON or OFF. However, control of the on/off function can be transferred to the Hardware pins by setting the TXONCNTL bit (bit 7) to "1" in the register at address hex 0x82. Transmitter Turn On for Channel _1 Transmitter Turn On for Channel _2 Transmitter Turn On for Channel _3 Transmitter Turn On for Channel _4 Transmitter Turn On for Channel _5 Transmitter Turn On for Channel _5 Transmitter Turn On for Channel _7 NoTE: Internally pulled "Low" with a 50kQ resistor for all channels. |



REV. 1.0.1

OCTAL T1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR

MICROPROCESSOR INTERFACE

| SIGNAL NAME | LEAD # | Түре | DESCRIPTION |
|-------------|----------|--------|---|
| HW_HOST | T10 | I | Mode Control Input This pin selects Hardware or Host mode . Leave this pin unconnected or tie "High" to select Hardware mode . For Host mode , this pin must be tied "Low". Note: Internally pulled "High" with a $50k\Omega$ resistor. |
| WR_R/W | D7 | I | Write Input (Read/Write) - Host mode: Intel bus timing: A "Low" pulse on \overline{WR} selects a write operation when \overline{CS} pin is "Low". Motorola bus timing: A "High" pulse on $\overline{R/W}$ selects a read operation and a "Low" pulse on $\overline{R/W}$ selects a write operation when \overline{CS} is "Low". |
| EQC0 | DT | ne she | Equalizer Control Input pin 0 - Hardware mode Pins EQC0, EQC1, EQC2, EQC3 and EQC4 select the Receive Equalizer and Transmitter Line Build Out. SEE " RECEIVE EQUALIZER CONTROL AND TRANSMIT LINE BUILD-OUT SETTINGS " ON PAGE 31 . Note: Internally pulled "Low" with a 50kΩ resistor. |
| RD_DS | C7 | and | Read Input (Data Strobe) - Host mode Intel bus timing: A "Low" pulse on \overline{RD} selects a read operation when the \overline{CS} pin is "Low". Motorola bus timing: A "Low" pulse on \overline{DS} indicates a read or write operation when the \overline{CS} pin is "Low". |
| EQC1 | C7 | | Equalizer Control Input pin 1 - Hardware mode Pins EQC0, EQC1, EQC2, EQC3 and EQC4 select the Receive Equalizer and Transmitter Line Build Out, SEE"RECEIVE EQUALIZER CONTROL AND TRANSMIT LINE BUILD-OUT SETTINGS" ON PAGE 31. Note: Internally pulled "Low" with a 50kQ resistor. |
| ALE_AS | A7 | I | Address Latch Input (Address Strobe) - Host mode Intel bus timing: The address inputs are latched into the internal register on the fall- ing edge of ALE. Motorola bus timing: The address inputs are latched into the internal register on the falling edge of AS. |
| EQC2 | A7 | | Equalizer Control Input pin 2 - Hardware mode Pins EQC0, EQC1, EQC2, EQC3 and EQC4 select the Receive Equalizer and Transmitter Line Build Out. SEE " RECEIVE EQUALIZER CONTROL AND TRANSMIT LINE BUILD-OUT SETTINGS " ON PAGE 31 . Note: Internally pulled "Low" with a 50kΩ resistor. |
| CS EQC3 | В7 В7 | Ι | Chip Select Input - Host mode: This signal must be "Low" in order to access the parallel port. Equalizer Control Input pin 3 - Hardware mode: Pins EQC0, EQC1, EQC2, EQC3 and EQC4 select the Receive Equalizer and Transmitter Line Build Out. SEE"RECEIVE EQUALIZER CONTROL AND TRANSMIT LINE BUILD-OUT SETTINGS" ON PAGE 31. Note: Internally pulled "Low" with a 50kΩ resistor. |

OCTAL T1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR

REV. 1.0.1

E

| SIGNAL NAME | LEAD # | Түре | DESCRIPTION |
|--------------------|-----------|------|--|
| RDY_DTACK | A6 | 0 | Ready Output (Data Transfer Acknowledge Output) - Host mode |
| | | | Intel bus timing : RDY is asserted "High" to indicate the device has completed a read or write operation. |
| | | | Motorola bus timing: DTACK is asserted "Low" to indicate the device has com- |
| | | _ | pleted a read or write cycle. Equalizer Control Input pin 4 - Hardware mode |
| EQC4 | A6 | I | Pins EQC0, EQC1, EQC2, EQC3 and EQC4 select the Receive Equalizer and |
| | | | Transmitter Line Build Out. SEE"RECEIVE EQUALIZER CONTROL AND |
| | | | TRANSMIT LINE BUILD-OUT SETTINGS" ON PAGE 31. |
| | | | Note: Internally pulled "Low" with a 50k Ω resistor. |
| µPTS1 | J16 | | Microprocessor Type Select Input Pins - Host Mode: Microprocessor Type Select Input Bit 1 |
| μPTS2 | L15 | | Microprocessor Type Select Input Bit 2 |
| P | | Dr. | |
| | | 6 | μPTS2 μPTS1 μP Type |
| | | 9 | 0 Intel 8051 Asynchronous |
| | | 0 | 1 Motorola Asynchronous |
| | | | 0 Power PC Synchronous |
| | | | MPC8xx Motorola Synchronous |
| RCLKE | J16 | | D Op Up |
| ROLKE | 510 | | Receive Clock Edge - Hardware mode SEE"RECEIVE CLOCK EDGE - HARDWARE MODE" ON PAGE 7. |
| | | | Transmit Clock Edge - Hardware mode |
| TCLKE | L15 | | SEE"TRANSMIT CLOCK EDGE - HARDWARE MODE" ON PAGE 7. |
| | | | Note: These pins are internally pulled "Low" with a 50k Ω resistor. |
| | | | Microprocessor Read/Write Data Bus Pins - Host mode |
| D[7] | T7 | I/O | Data Bus[6] Data Bus[5] Data Bus[4] |
| D[6] | U7 | | Data Bus[6] |
| D[5] | V7 | | Data Bus[5] |
| D[4] | V8 | | |
| D[3] | V9 | | Data Bus[3] |
| D[2] | U8 | | |
| D[1] | U9 R7 | | Data Bus[1] Data Bus[0] if SER_PAR = 0 |
| D[0]/SDO | R/ | | or Serial Data Input if SER_PAR = 1 |
| | | | |
| | _ | | Loop-back Control Pins, Bits [1:0] Channel_[7:4] - Hardware Mode |
| LOOP1_4 | T7 | | Pins 67-74 and 173-180 control which Loop-Back mode is selected per channel. |
| LOOP0_4 | U7 | | SEE"LOOP-BACK CONTROL PINS, BITS [1:0] CHANNEL_[7:0]" ON PAGE 17. |
| LOOP1_5 | V7 \/8 | | Note: Internally pulled "Low" with a 50k Ω resistor for all channels. |
| LOOP0_5 LOOP1_6 | V8 V9 | | NOTE. Internally pulled Low Will a JUN2 resistor for all challiers. |
| LOOP1_6 | V9 U8 | | |
| LOOP1_7 | U9 | | |
| LOOP0_7 | R7 | | |



XRT83VL38

| SIGNAL NAME | LEAD # | Түре | DESCRIPTION |
|-------------|--------|------|---|
| | | | Microprocessor Interface Address Bus Pins - Host mode: |
| A[7] | A12 | I | Microprocessor Interface Address Bus[7] |
| A[6] | B11 | | Microprocessor Interface Address Bus[6] |
| A[5] | C11 | | Microprocessor Interface Address Bus[5] |
| A[4] | D11 | | Microprocessor Interface Address Bus[4] |
| A[3] | A11 | | Microprocessor Interface Address Bus[3] |
| A[2] | B10 | | Microprocessor Interface Address Bus[2] |
| A[1] | A10 | | Microprocessor Interface Address Bus[1] |
| A[0]/SDI | C10 | | Microprocessor Interface Address Bus[0] if SER_PAR = 0 |
| | | | or Serial Data Input if SER_PAR = 1 |
| | | | Loop-back Control Pins, Bits [1:0] Channel_[3:0] |
| LOOP1_3 | A12 | 2 | In Hardware mode, pins 67-74 and 173-180 control which Loop-Back mode is |
| LOOP0_3 | B11 | | selected per channel. SEE"LOOP-BACK CONTROL PINS, BITS [1:0] |
| LOOP1_2 | C11 📢 | | CHANNEL_[7:0]" ON PAGE 17. |
| LOOP0_2 | D11 | S | Note: These pins are internally pulled "Low" with a 50k Ω resistor. |
| LOOP1_1 | A11 | 0 | |
| LOOP0_1 | B10 | 2 | |
| LOOP1_0 | A10 | 1 | |
| LOOP0_0 | C10 | | er Cr Proportion Dr Dr |
| µPCLK/SCLK | T13 | I | Microprocessor Clock Input - Host Mode: |
| | | | µPCLK - Input clock for synchronous parrallel microprocessor operation. Maximum clock rate is 54 MHz, SER_PAR = 0 |
| | | | SCLK - Input serial clock for SPI interface, SER_PAR = 1 |
| | | | Note: This pin is internally pulled "Low" with a $50k\Omega$ resistor for asynchronous microprocessor interface when no clock is present. |
| ATAOS | T13 | | Automatic Transmit "All Ones" - Hardware mode |
| | | | This pin functions as an Automatic Transmit "All Ones". SEE "AUTOMATIC TRANSMIT "ALL ONES" PATTERN - HARDWARE MODE" ON PAGE 16. |
| INT | L16 | 0 | Interrupt Output - Host mode |
| | | | This pin goes "Low" to indicate an alarm condition has occurred within the device. Interrupt generation can be globally disabled by setting the GIE bit to a "0" in the command control register. |
| TRATIO | L16 | I | Transmitter Transformer Ratio Select - Hardware mode |
| | | | TRATIO is Not Supported in the 83VL38. This pin is for INT only. |
| | | | Note: This pin is an open drain output and requires an external $10k\Omega$ pull-up resistor. |



OCTAL T1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR

JITTER ATTENUATOR

| Signal Name | LEAD # | Түре | | DESCRIPTION | | | | |
|------------------|------------|------|--|--|----------------|------------------------------------|--|--|
| JASEL0 JASEL1 | A14 B13 | I | Jitter Attenu Jitter Attenu JASEL[1:0] p | Jitter Attenuator Select Pins Hardware Mode Jitter Attenuator select Bit 0 Jitter Attenuator select Bit 1 JASEL[1:0] pins are used to place the jitter attenuator in the transmit path, the receive path or to disable it. | | | | |
| | | | JASEL1 JASEL0 JA PATH | | | | | |
| | | | 0 0 Disabled | | | | | |
| | | ~ | 13 | 0 1 Transmit Path | | | | |
| | | 9 | 1 0 Receive Path | | | | | |
| | | | 1 1 Rx & Tx Paths | | | | | |
| | | | NOTE: Thes | se pins are inte | ernally pulled | "Low" with 50k Ω resistors. | | |

CLOCK SYNTHESIZER

| CLOCK SYN | THESIZE | ĒR | nd te proto |
|----------------|---------|------|--|
| Signal Name | LEAD # | Түре | DESCRIPTION |
| MCLKOUT | H1 | 0 | Synthesized Master Clock Output |
| | | | This signal is the output of the Master Clock Synthesizer PLL which is at T1 or E1 rate based upon the mode of operation |
| MCLKT1 | К1 | I | T1 Master Clock Input This signal is an independent 1.544MHz clock for T1 systems with accuracy better than ±50ppm and duty cycle within 40% to 60%. MCLKT1 is used in the T1 mode. <i>Notes:</i> All channels of the XRT83VL38 must be operated at the same clock rate, either T1, E1 or J1. See pin 26 description for further explanation for the usage of this pin. Internally pulled "Low" with a 50kΩ resistor. |
| MCLKE1 | J1 | I | E1 Master Clock Input A 2.048MHz clock for with an accuracy of better than ±50ppm and a duty cycle of 40% to 60% can be provided at this pin. In systems that have only one master clock source available (E1 or T1), that clock should be connected to both MCLKE1 and MCLKT1 inputs for proper operation. <i>Notes:</i> All channels of the XRT83VL38 must be operated at the same clock rate, either T1, E1 or J1. Internally pulled "Low" with a 50kΩ resistor. |



REV. 1.0.1

OCTAL T1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR

| Signal Name | LEAD # | Түре | | DESCRIPTION | | | | | |
|----------------|--------|------|-----------------------------|--|--------------|--------------|---------------------|---------------|---------------|
| CLKSEL0 | A8 | I | Clock Se | elect inputs fo | r Master Cl | ock Synthe | esizer - Har | dware mode | |
| CLKSEL1 | B8 | | CLKSEL | [2:0] are input s | signals to a | programma | ble frequen | cy synthesize | r that can be |
| CLKSEL2 | C8 | | - | CLKSEL[2:0] are input signals to a programmable frequency synthesizer that can be used to generate a master clock from an external accurate clock source according to he table below. | | | | | |
| | | | EQC[4:0 In Host r | In Hardware mode , the MCLKRATE control signal is generated from the state of EQC[4:0] inputs. In Host mode , the state of these pins are ignored and the master frequency PLL is controlled by the corresponding interface bits. See Table 40 register address 10000001 | | | | | |
| | | | MCLK kHz | | CLKSEL 2 | CLKSEL1 | CLKSEL0 | MCLKRATE | CLKOUT kHz |
| | | X | 204 | 8 2048 | 0 | 0 | 0 | 0 | 2048 |
| | 0 | 1 | 204 | 8 2048 | 0 | 0 | 0 | 1 | 1544 |
| | | 2 | 204 | 8 1544 | 0 | 0 | 0 | 0 | 2048 |
| | | 0,0 | 054 | 4 1544 | 0 | 0 | 1 | 1 | 1544 |
| | | | 154 | 4 1544 | 0 | 0 | 1 | 0 | 2048 |
| | | | 204 | 8 1544 | 0 | 0 | 1 | 1 | 1544 |
| | | 91 | NOTE: T | hese pins are i | nternally pu | lled "Low" и | vith a 50k Ω | resistor. | |

 Image: constraint of the state of the s

OCTAL T1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR



ALARM FUNCTIONS/REDUNDANCY SUPPORT

| SIGNAL NAME | LEAD # | Түре | DESCRIPTION |
|----------------|----------|------|---|
| GAUGE | J18 | I | Twisted Pair Cable Wire Gauge Select - Hardware Mode |
| | | | Connect this pin "High" to select 26 Gauge wire. Connect this pin "Low" to select 22 and 24 gauge wire for all channels. |
| | | | Note: Internally pulled "Low" with a 50k Ω resistor. |
| | D5 | 0 | |
| DMO_0 | 05 | 0 | Driver Failure Monitor Channel _0: This pin transitions "High" if a short circuit condition is detected in the transmit driver of Channel _0, or no transmit output pulse is detected for more than 128 TCLK_0 cycles. Driver Failure Monitor Channel _1 |
| DMO_1 | D4 | | Driver Failure Monitor Channel _2 |
| DMO_2 | C15 | | Driver Failure Monitor Channel _3 |
| DMO_3 | C13 | 0. | Driver Failure Monitor Channel _4 Driver Failure Monitor Channel _5 |
| DMO_4 | R5 P4 | 19% | Driver Failure Monitor Channel _6 |
| DMO_5 DMO_6 | U17 | • | Driver Failure Monitor Channel _7 |
| DMO_0 DMO_7 | V14 | | |
| ATAOS | T13 | | Automatic Transmit "All Ones" Pattern - Hardware Mode |
| μPCLK/SCLK | T13 | | A "High" level on this pin enables the automatic transmission of an "All Ones" AMI pat- tern from the transmitter of any channel that the receiver of that channel has detected an LOS condition. A "Low" level on this pin disables this function. Note: All channels share the same ATAOS control function. Microprocessor Clock Input - Host mode SEE"MICROPROCESSOR CLOCK INPUT - HOST MODE:" ON PAGE 13. Note: This pin is internally pulled "Low" for asynchronous microprocessor interface |
| | | | when no clock is present. |
| TRATIO | L16 | I | Transmitter Transformer Ratio Select - Hardware mode TRATIO is Not Supported in the 83VL38. This pin is for INT only Interrupt Output - Host mode This pin is asserted "Low" to indicate an alarm condition. SE "INTERRUPT OUT- PUT - HOST MODE" ON PAGE 13. Note: This pin is an open drain output and requires an external 10kΩ pull-up resistor. |
| INT | L16 | ο | |
| RESET | Τ8 | I | Hardware Reset (Active "Low"):When this pin is tied "Low" for more than 10µs, the device is put in the reset state.Exar recommends initiating a Harware reset upon power up.Note: This pin is internally pulled "High" with a 50kΩ resistor. |
| SR/DR | К4 | I | Single-Rail/Dual-Rail Data Format:Connect this pin "Low" to select transmit and receive data format in Dual-Rail mode.In this mode, HDB3 or B8ZS encoder and decoder are not available.Connect this pin "High" to select single-rail data format.Note: Internally pulled "Low" with a 50kΩ resistor. |



XRT83VL38

| SIGNAL NAME | LEAD # | Түре | DESCRIPTION |
|--------------|------------|---|---|
| | | | Loop-back Control Pins, Bits [1:0] Channel_[7:0] |
| LOOP1_0 | A10 | I | Loop-back Control bit 1, Channel _0 |
| LOOP0_0 | C10 | | Loop-back Control bit 0, Channel _0 |
| LOOP1_1 | A11 | | Loop-back Control bit 1, Channel _1 |
| LOOP0_1 | B10 | | Loop-back Control bit 0, Channel _1 |
| LOOP1_2 | C11 | | Loop-back Control bit 1, Channel _2 |
| LOOP0_2 | D11 | | Loop-back Control bit 0, Channel _2 |
| LOOP1_3 | A12 | | Loop-back Control bit 1, Channel _3 |
| LOOP0_3 | B11 | | Loop-back Control bit 0, Channel _3 |
| LOOP1_4 | T7 | | Loop-back Control bit 1, Channel _4 |
| LOOP0_4 | U7 | | Loop-back Control bit 0, Channel _4 |
| LOOP1_5 | V7 | | Loop-back Control bit 1, Channel _5 |
| LOOP0_5 | V8 | 20 | Loop-back Control bit 0, Channel _5 |
| LOOP1_6 | V9 🗘 | * | Loop-back Control bit 1, Channel _6 |
| LOOP0_6 | U8 | ` | Loop-back Control bit 0, Channel _6 |
| LOOP1_7 | U9 | ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ | Loop-back Control bit 1, Channel _7 |
| LOOP0_7 | R7 | | Loop-back Control bit 0, Channel _7 |
| | | 2. | In Hardware mode, these pins control the Loop-Back mode for each channel_n per |
| | | 1 | the following table. |
| | | | COOP1_n_LOOP0_n MODE |
| | | | Normal Mode No Loop-Back Channel_n |
| | | | 0 1 Local Loop-Back Channel_n |
| | | | Remote Loop-Back Channel_n |
| | | | 1 0 1 Digital Loop-Back Channel_n |
| A [4] | 440 | | |
| A[1] | A10 | | Microprocessor Address A[7:0] and Data Bus Pins D[7:0] - Host mode |
| A[0]/SDI | C10 A11 | | These pins are microprocessor address and data bus pins. SEE"MICROPROCES- |
| A[3] | B10 | | SOR INTERFACE ADDRESS BUS PINS HOST MODE:" ON PAGE 13. and |
| A[2] A[5] | C11 | | see "Microprocessor Read/Write Data Bus Pins Host mode" on |
| | D11 | | page 12. |
| A[4] A[7] | A12 | | Note: These pins are internally pulled "Low" with a 50k Ω resistor. |
| A[6] | B11 | | |
| D[7] | T7 | | |
| D[6] | U7 | | |
| D[5] | V7 | | |
| D[4] | V8 | | |
| D[3] | V9 | | |
| D[2] | U8 | | |
| D[1] | U9 | | |
| D[0]/SDO | R7 | | |
| DUGINOU | Π <i>Ι</i> | | |

OCTAL T1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR



| SIGNAL NAME | LEAD # | Түре | DESCRIPTION |
|--|---|------------------------------------|--|
| EQC4 EQC4 EQC3 EQC2 EQC1 EQC0 RDY_DTACK CS ALE_AS RD_DS WR_R/W RXTSEL | LEAD # A6 B7 A7 C7 D7 A6 B7 A7 C7 D7 U11 | TYPE I I I I I I | DESCRIPTION Equalizer Control Input 4 - Hardware mode This pin together with pins EQC[3:0] is used to control the transmit pulse shaping, transmit line build-out (LBO) and receive monitoring while operating at one of either the T1, E1 or J1 clock rates/modes. SEE"RECEIVE EQUALIZER CONTROL AND TRANSMIT LINE BUILD-OUT SETTINGS" ON PAGE 31. for description of Transmit Equalizer Control bits. Equalizer Control Input 3 Equalizer Control Input 1 Equalizer Control Input 1 Equalizer Control Input 0 Notes: 1. In Hardware mode all transmit channels share the same pulse setting controls function. 2. All channels of an XRT83VL38 must operate at the same clock rate, either the T1, E1 or J1 modes. In Host mode, these pins perform various microprocessor functions. SEE"IMICRO-PROCESSOR INTERFACE" ON PAGE 11. Note: Internality pulled "Low" with a 50kΩ resistor. Receiver Termination Select In Hardware mode all channels share the same RXTSEL control function. Receiver Termination Select In Hardware mode all channels share the same RXTSEL control function. RECEIVE RECEIVE RECEIVE In Hardware mode all channels share the same RXTSEL control function. RECEIVE RECEIVE RECEIVE RECEIVE RECEIVE In Hardware mode all channels share the same RXTSEL control functio |
| | | | receiver termination is external or internal. However, the function of RXTSEL can be transferred to the Hardware pin by setting the TERCNTL bit (bit 6) to "1" in the register address hex $0x82$. Note: This pin is internally pulled "Low" with a 50k Ω resistor. |
| TXTSEL | V11 | I | Transmit Termination Select - Hardware Mode When this pin is "Low" the transmit line termination is determined only by an external resistor. When "High", the transmit termination is realized only by the internal resistor. TXTSEL TX Termination 0 External |
| | | | 1 Internal Notes: 1. 1. This part does not support external termination in E1 operation. 2. This pin is internally pulled "Low" with a 50kΩ resistor. 3. In Hardware mode all channels share the same TXTSEL control function. |



REV. 1.0.1

OCTAL T1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR

| SIGNAL NAME | LEAD # | Түре | DESCRIPTION |
|--------------------|------------|------|---|
| TERSEL1 TERSEL0 | T11 R11 | I | Termination Impedance Select bit 1: Termination Impedance Select bit 0: In the Hardware mode and in the internal termination mode (TXTSEL="1" and RXT- SEL="1") TERSEL[1:0] control the transmit and receive termination impedance according to the following table. |
| | | | TERSEL1 TERSEL0 Termination |
| | | | 0 0 100Ω |
| | | | 0 1 110Ω |
| | | | 1 0 75Ω |
| | | The | 1 1 120Ω |
| TEST | | 300 | In the internal termination mode the receiver termination of each receiver is realized completely by internal resistors or by the combination of internal and one fixed external resistor (see description of RXRES[1:0] pins). In the internal termination mode the transformer ratio of 1:2 and 1:1 is required for transmitter and receiver respectively with the transmitter output AC coupled to the transformer. Notes: 1. This pin is internally pulled "Low" with a 50kΩ resistor. 2. In Hardware mode, all channels share the same TERSEL control function. 3. In the external termination mode a 1:2 transformer ratio must be used for the transmitter. |
| TEST | U12 | I | Manufacturing Test: Note: For normal operation this pin must be tied to ground. |
| іст | V12 | I | In-Circuit Testing (Active "Low"): When this pin is tied "Low", all output pins are forced to a high impedance state for in- circuit testing. Pulling RESET and ICT pins "Low" simultaneously will put the chip in factory test mode. This condition should not be permitted during normal operation. Note: This pin is internally pulled "High" with a 50kΩ resistor. |

OCTAL T1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR



REV. 1.0.1

SERIAL MICROPROCESSOR INTERFACE

| SIGNAL NAME | BGA LEAD # | Түре | DESCRIPTION |
|-------------|---------------|------|---|
| SER_PAR | P18 | I | Serial/Parallel Select Input (Host Mode Only) This pin is used in the Host mode to select between the parallel microprocessor or serial interface. By default, the Host mode operates in the parallel micropro- cessor mode. To configure the device for a serial interface, this pin must be pulled "HIgh". Note: Internally pulled "Low" with a 50k Ω resistor. |
| SCLK | T13 | | Serial Clock Input (Host Mode Only) If Pin SER_PAR is pulled "High", this input pin is used the timing reference for the serial microprocessor interface. See the Microprocessor Section of this datasheet for details. |
| SDI | C10 | Sho | Serial Data Input (Host Mode Only) If Pin SER_PAR is pulled "High", this input pin from the serial interface is used to input the serial data for Read and Write operations. See the Microprocessor Section of this datasheet for details. |
| SDO | R7 | and | Serial Data Output (Host Mode Only) If Pin SER_PAR is pulled "High", this output pin from the serial interface is used to read back the regsiter contents. See the Microprocessor Section of this datasheet for details. |
| TDO | B1 | | Test Data Out This pin is used as the output data pin for the boundary scan chain. |
| TDI | R1 | | Test Data In This pin is used as the input data pin for the boundary scan chain. For normal operation, this pin should be pulled "High". Note: Internally pulled "High" with a 50k presistor. |
| тск | N1 | | Test Clock InputThis pin is used as the input clock source for the boundary scan chain.normal operation, this pin should be pulled "High".Note: Internally pulled "High" with a $50k\Omega$ resistor. |
| TMS | E1 | | Test Mode SelectThis pin is used as the input mode select for the boundary scan chain.normal operation, this pin should be pulled "High".Note: Internally pulled "High" with a 50kΩ resistor. |
| SENSE | N18 | 0 | Factory Test Pin This pin shpould be left floating. |



REV. 1.0.1

OCTAL T1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR

POWER AND GROUND

| SIGNAL NAME | LEAD # | Түре | DESCRIPTION |
|-------------|--------|------|---|
| TGND_0 | D3 | **** | Transmitter Analog Ground for Channel _0 |
| TGND_1 | F2 | | It is recomended that all ground pins form this device be tied together. |
| TGND_2 | E15 | | |
| TGND_3 | C17 | | |
| TGND_4 | R3 | | |
| TGND_5 | P3 | | |
| TGND_6 | T16 | | |
| TGND_7 | R16 | | |
| TVDD_0 | E4 | **** | Transmitter Analog Power Supply (3.3V <u>+</u> 5%) |
| TVDD_1 | F4 | | TVDD can be shared with DVDD. However, it is recommended that TVDD be iso- |
| TVDD_2 | F16 | 2 | lated from the analog supply RVDD. For best results use an internal power plane |
| TVDD_3 | E17 | Ó | for isolation. If an internal power plane is not available, a ferite bead can be used. |
| TVDD_4 | R40 | | Each power supply pin should be bypassed to ground with an external 0.1 uf capci- |
| TVDD_5 | P1 | ~ | tor |
| TVDD_6 | N15 | 6 | |
| TVDD_7 | P15 | | |
| RVDD_0 | C2 | **** | Receiver Analog Positive Supply (3.3V± 5%) |
| RVDD_1 | E5 | | RVDD should not be shared with any other supply. It is recommended that RVDD |
| RVDD_2 | G16 | | be isolated from the digital supply DVDD and the analog power supply TVDD. For |
| RVDD_3 | D16 | | best results use an internal power plane for isolation. If an internal power plane is |
| RVDD_4 | V2 | | not available, a ferite bead can be used. Each power supply pin should be |
| RVDD_5 | N3 | | bypassed to ground with an external 0.1uf capcitor. |
| RVDD_6 | N17 | | e bei nen |
| RVDD_7 | U18 | | Ord Sin Shr: |
| RGND_0 | D2 | **** | Receiver Analog Ground for Channel 0 |
| RGND_1 | G3 | | It is recomended that all ground pins form this device be tied together. |
| RGND_2 | G17 | | |
| RGND_3 | D17 | | OS YES THE |
| RGND_4 | T2 | | |
| RGND_5 | M2 | | |
| RGND_6 | M17 | | |
| RGND_7 | R17 | | Receiver Analog Ground for Channel 0 It is recomended that all ground pins form this device be tied together. |
| AVDD | K17 | **** | Analog Positive Supply (1.8V± 5%) |
| | J3 | | AVDD should be isolated from other supplies. For best results use an internal |
| | J2 | | power plane for isolation. If an internal power plane is not available, a ferite bead can be used. Each power supply pin should be bypassed to ground with at least |
| | | | one 0.1uf capcitor |
| AGND | J17 | **** | Analog Ground |
| | К3 | | It is recomended that all ground pins form this device be tied together. |
| | L4 | | |
| DVDD1v8 | U10 | | Digital Positive Supply (1.8V± 5%) |
| | K18 | | DVDD1v8 should be isolated from other analog supplies. For best results use an |
| | D10 | | internal power plane for isolation. If an internal power plane is not available, a fer- |
| | A9 | | ite bead can be used. Every two DVDD1v8 power supply pins should be |
| | V1 | | bypassed to ground with at least one 0.1uf capcitor |
| | l | | |

OCTAL T1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR

REV. 1.0.1

EXA

| SIGNAL NAME | LEAD # | Түре | DESCRIPTION |
|-------------|--------|----------|---|
| DVDD3v3 | R9 | **** | Digital Positive Supply (3.3V± 5%) |
| | K15 | | DVDD3v3 should be isolated from other analog supplies. For best results use an |
| | J4 | | internal power plane for isolation. If an internal power plane is not available, a fer- |
| | D9 | | ite bead can be used. Every two DVDD3v3 power supply pins should be bypassed to ground with at least one 0.1uf capcitor |
| | A18 | | bypassed to ground with at least one 0. ful capcilor |
| DGND | A1 | **** | Digital Ground |
| | R8 | | It is recomended that all ground pins form this device be tied together. |
| | Т9 | | |
| | H17 | | |
| | B9 | | |
| | D8 | x | |
| | C9 | 13 | |
| | G15 | 6. 6 | |
| | K2 🔪 | 6 | <i>D</i> _p |
| | V18 | J. | |
| NC11 | E18 | | No Connect Pin |
| NC12 | B18 | 0. | |
| | | | |

a connect Pin



OCTAL T1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR

FUNCTIONAL DESCRIPTION

The XRT83VL38 is a fully integrated long-haul and short-haul transceiver intended for T1, J1 or E1 systems. Simplified block diagrams of the chip are shown in Figure 1, Host mode and Figure 2, Hardware mode. The XRT83VL38 can receive signals that have been attenuated from 0 to 36dB at 772kHz (0 to 6000 feet cable loss) for T1 and from 0 to 43dB at 1024kHz for E1 systems.

In T1 applications, the XRT83VL38 can generate five transmit pulse shapes to meet the short-haul Digital Cross-connect (DSX-1) template requirement as well as four CSU Line Build-Out (LBO) filters of 0dB, -7.5dB, -15dB and -22.5dB as required by FCC rules. It also provides programmable transmit output pulse generators for each channel that can be used for output pulse shaping allowing performance improvement over a wide variety of conditions (The arbitrary pulse generators are available for both T1 and E1, in short-haul configuration). The operation and configuration of the XRT83VL38 can be controlled through a microprocessor **Host** interface (parallel or serial) or **Hardware** control.

MASTER CLOCK GENERATOR

Using a variety of external clock sources, the on-chip frequency synthesizer generates the T1 (1.544MHz) or E1 (2.048MHz) master clocks necessary for the transmit pulse shaping and receive clock recovery circuit.

There are two master clock inputs MCLKE1 and MCLKT1. In systems where both T1 and E1 master clocks are available these clocks can be connected to the respective pins. All channels of a given XRT83VL38 must be operated at the same clock rate, either T1, E1 or J1 modes.

In systems that have only one master clock source available (E1 or T1), that clock should be connected to both MCLKE1 and MCLKT1 inputs for proper operation. T1 or E1 master clocks can be generated from a single 1.544MHz or 2.048MHz external clock under the control of CLKSEL[2:0] inputs according to Table 1.

NOTE: EQC[4:0] determine the T1/E1 operating mode. See Table 5 for details.





FIGURE 4. TWO INPUT CLOCK SOURCE

FIGURE 5. ONE INPUT CLOCK SOURCE





| MCLKE1 ĸHz | MCLKT1 ĸHz | CLKSEL2 | CLKSEL1 | CLKSEL0 | MCLKRATE | MASTER CLOCK KHZ |
|---------------|---------------|---------|---------|---------|----------|---------------------|
| 2048 | 2048 | 0 | 0 | 0 | 0 | 2048 |
| 2048 | 2048 | 0 | 0 | 0 | 1 | 1544 |
| 2048 | 1544 | 0 | 0 | 0 | 0 | 2048 |
| 1544 | 1544 | 0 | 0 | 1 | 1 | 1544 |
| 1544 | 1544 | 0 | 0 | 1 | 0 | 2048 |
| 2048 | 1544 | 0 | 0 | 1 | 1 | 1544 |

TABLE 1: MASTER CLOCK GENERATOR

In Host mode the programming is achieved through the corresponding interface control bits, the state of the CLKSEL[2:0] control bits and the state of the MCLKRATE interface control bit.

RECEIVER

RECEIVER INPUT

Sheet duct Or At the receiver input, a cable attenuated AMI signal can be coupled to the receiver through a capacitor or a 1:1 transformer. The input signal is first applied to a selective equalizer for signal conditioning. The maximum equalizer gain is up to 36dB for T1 and 43dB for E1 modes. The equalized signal is subsequently applied to a peak detector which in turn controls the equalizer settings and the data slicer. The slicer threshold for both E1 and T1 is typically set at 50% of the peak amplitude at the equalizer output. After the slicers, the digital representation of the AMI signals are applied to the clock and data recovery circuit. The recovered data subsequently goes through the jitter attenuator and decoder (if selected) for HDB3 or B8ZS decoding before being applied to the RPOS n/RDATA n and RNEG n/LCV/n pins. Clock recovery is accomplished by a digital phase-locked loop (DPLL) which does not require any external components and can tolerate high levels of input jitter that meets or exceeds the ITU-G.823 and TR-TSY000499 standards

99 standarus 99 standarus



OCTAL T1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR

RECEIVE MONITOR MODE

In applications where Monitor mode is desired, the equalizer can be configured in a gain mode which handles input signals attenuated resistively up to 29dB, along with 0 to 6dB cable attenuation for both T1 and E1 applications, refer to Table 5 for details. This feature is available in both Hardware and Host modes.

RECEIVER LOSS OF SIGNAL (RLOS)

For compatibility with ITU G.775 requirements, the RLOS monitoring function is implemented using both analog and digital detection schemes. If the analog RLOS condition occurs, a digital detector is activated to count for 32 consecutive zeros in E1 (4096 bits in Extended Los mode, EXLOS = "1") or 175 consecutive zeros in T1 before RLOS is asserted. RLOS is cleared when the input signal rises +3dB (built in hysteresis) above the point at which it was declared and meets 12.5% ones density of 4 ones in a 32 bit window, with no more than 16 consecutive zeros for E1. In T1 mode, RLOS is cleared when the input signal rises +3dB (built in hysteresis) above the point at which it was declared and contains 16 ones in a 128 bit window with no more than 100 consecutive zeros in the data stream. When loss of signal occurs, RLOS register indication and register status will change. If the RLOS register enable is set high (enabled), the alarm will trigger an interrupt causing the interrupt on (INT) to go low. Once the alarm status register has been read, it will automatically reset upon read (RUR), and the INT pin will return high.

Analog RLOS

Setting the Receiver Inputs to 15dB T1/E1 Short Haul Mode

By setting the receiver inputs to -15dB T1/E1 short haul mode, the equalizer will detect the incoming amplitude and make adjustments by adding gain up to a maximum of +15dB normalizing the T1/E1 input signal.

NOTE: This is the only setting that refers to cable loss (frequency), not flat loss (resistive).

Once the T1/E1 input signal has been normalized to 0dB by adding the maximum gain (+15dB), the receiver will declare RLOS if the signal is attenuated by an additional -9dB. The total cable loss at RLOS declaration is typically -24dB (-15dB + -9dB). A 3dB hysteresis was designed so that transients will not trigger the RLOS to clear. Therefore, the RLOS will typically clear at a total cable attenuation of -21dB. See Figure 6 for a simplified diagram.




FIGURE 6. SIMPLIFIED DIAGRAM OF -15dB T1/E1 SHORT HAUL MODE AND RLOS CONDITION

Setting the Receiver Inputs to -29dB T1/E1 Gain Mode

By setting the receiver inputs to -29dB T1/E1 gain mode, the equalizer will detect the incoming amplitude and make adjustments by adding gain up to a maximum of +29dB normalizing the T1/E1 input signal.

NOTE: This is the only setting that refers to flat loss (resistive). All other modes refer to cable loss (frequency).



OCTAL T1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR

REV. 1.0.1

Once the T1/E1 input signal has been normalized to 0dB by adding the maximum gain (+29dB), the receiver will declare RLOS if the signal is attenuated by an additional -9dB. The total cable loss at RLOS declaration is typically -38dB (-29dB + -9dB). A 3dB hysteresis was designed so that transients will not trigger the RLOS to clear. Therefore, the RLOS will typically clear at a total flat loss of -35dB. See Figure 7 for a simplified diagram.





FIGURE 7. SIMPLIFIED DIAGRAM OF -29dB T1/E1 GAIN MODE AND RLOS CONDITION

Setting the Receiver Inputs to -36dB T1/E1 Long Haul Mode

By setting the receiver inputs to -36dB T1/E1 long haul mode, the equalizer will detect the incoming amplitude and make adjustments by adding gain up to a maximum of +36dB normalizing the T1 input signal. This setting refers to cable loss (frequency), not flat loss (resistive). Once the T1/E1 input signal has been normalized to 0dB by adding the maximum gain (+36dB), the receiver will declare RLOS if the signal is attenuated by an additional -9dB. The total cable loss at RLOS declaration is typically -45dB (-36dB + -9dB). A 3dB hysteresis was designed so that transients will not trigger the RLOS to clear. Therefore, the RLOS will typically clear at a total cable attenuation of -42dB. See Figure 8 for a simplified diagram.

FIGURE 8. SIMPLIFIED DIAGRAM OF -36dB T1/E1 LONG HAUL MODE AND RLOS CONDITION



E1 Extended RLOS

E1: Setting the Receiver Inputs to Extended RLOS

By setting the receiver inputs to extended RLOS, the equalizer will detect the incoming amplitude and make adjustments by adding gain up to a maximum of +43dB normalizing the E1 input signal. This setting refers to



XRT83VL38

OCTAL T1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR

cable loss (frequency), not flat loss (resistive). Once the E1 input signal has been normalized to 0dB by adding the maximum gain (+43dB), the receiver will declare RLOS if the signal is attenuated by an additional -9dB. The total cable loss at RLOS declaration is typically -52dB (-43dB + -9dB). A 3dB hysteresis was designed so that transients will not trigger the RLOS to clear. Therefore, the RLOS will typically clear at a total cable attenuation of -49dB. See Figure 9 for a simplified diagram.




FIGURE 9. SIMPLIFIED DIAGRAM OF EXTENDED RLOS MODE (E1 ONLY)

RECEIVE HDB3/B8ZS DECODER

The Decoder function is available in both **Hardware** and **Host** modes on a per channel basis by controlling the TNEG_n/CODES_n pin or the CODES_n interface bit. The decoder function is only active in single-rail Mode. When selected, receive data in this mode will be decoded according to HDB3 rules for E1 and B8ZS for T1 systems. Bipolar violations that do not conform to the coding scheme will be reported as Line Code Violation at the RNEG_n/LCV_n pin of each channel. The length of the LCV pulse is one RCLK cycle for each code violation. In E1mode only, an excessive number of zeros in the receive data stream is also reported as an error at the same output pin. If AMI decoding is selected in single rail mode, every bipolar violation in the receive data stream will be reported as an error at the RNEG_n/LCV_n pin.

RECOVERED CLOCK (RCLK) SAMPLING EDGE

This feature is available in both **Hardware** and **Host** modes on a global basis. In **Host** mode, the sampling edge of RCLK output can be changed through the interface control bit RCLKE. If a "1" is written in the RCLKE interface bit, receive data output at RPOS_n/RDATA_n and RNEG_n/LCV_n are updated on the falling edge of

OCTAL T1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR

REV. 1.0.1

RCLK for all eight channels. Writing a "0" to the RCLKE register, updates the receive data on the rising edge of RCLK. In **Hardware** mode the same feature is available under the control of the RCLKE pin.




FIGURE 10. RECEIVE CLOCK AND OUTPUT DATA TIMING

JITTER ATTENUATOR

or RNEG

To reduce phase and frequency jitter in the recovered clock, the jitter attenuator can be placed in the receive signal path. The jitter attenuator uses a data FIFO (First In First Out) with a programmable depth that can vary between 2x32 and 2x64. The jitter attenuator can also be placed in the transmit signal path or disabled altogether depending upon system requirements. The jitter attenuator, other than using the master clock as reference, requires no external components. With the jitter attenuator selected, the typical throughput delay from input to output is 16 bits for 32 bit FIFO size or 32 bits for 64 bit FIFO size. When the read and write pointers of the FIFO in the jitter attenuator are within two bits of over-flowing or under-flowing, the bandwidth of the jitter attenuator is widened to track the short term input jitter, thereby avoiding data corruption. When this situation occurs, the jitter attenuator will not attenuate input jitter until the read/write pointer's position is outside the two bits window. Under normal condition, the jitter transfer characteristic meets the narrow bandwidth requirement as specified in ITU- G.736, ITU- I.431 and AT&T Pub 62411 standards.

 R_{HO}

In T1 mode the Jitter Attenuator Bandwidth is always set to 3Hz. In E1 mode, the bandwidth can be reduced through the JABW control signal. When JABW is set "High" the bandwidth of the jitter attenuator is reduced from 10Hz to 1.5Hz. Under this condition the FIFO length is automatically set to 64 bits and the 32 bits FIFO length will not be available in this mode. Jitter attenuator controls are available on a per channel basis in the **Host** mode and on a global basis in the **Hardware** mode.

GAPPED CLOCK (JA MUST BE ENABLED IN THE TRANSMIT PATH)

The XRT83VL38 LIU is ideal for multiplexer or mapper applications where the network data crosses multiple timing domains. As the higher data rates are de-multiplexed down to T1 or E1 data, stuffing bits are removed which can leave gaps in the incoming data stream. If the jitter attenuator is enabled in the transmit path, the 32-Bit or 64-Bit FIFO is used to smooth the gapped clock into a steady T1 or E1 output. The maximum gap width of the 8-Channel LIU is shown in Table 2.

| FIFO DEPTH | Maximum Gap Width |
|------------|-------------------|
| 32-Bit | 20 UI |
| 64-Bit | 50 UI |

| TABLE 2: MAXIMUM GAP WIDTH FOR MULTIPLEXER/MAPPER APPLICATIONS | |
|--|--|
|--|--|

NOTE: If the LIU is used in a loop timing system, the jitter attenuator should be enabled in the receive path.




OCTAL T1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR

ARBITRARY PULSE GENERATOR FOR T1 AND E1

The arbitrary pulse generator divides the pulse into eight individual segments. Each segment is set by a 7-Bit binary word by programming the appropriate channel register. This allows the system designer to set the overshoot, amplitude, and undershoot for a unique line build out. The MSB (bit 7) is a sign-bit. If the sign-bit is set to "1", the segment will move in a positive direction relative to a flat line (zero) condition. If this sign-bit is set to "0", the segment will move in a negative direction relative to a flat line condition. A pulse with numbered segments is shown in Figure 11.





Note: By default, the arbitrary segments are programmed to 0x00h. The transmitter outputs will result in an all zero pattern to the line. For E1 arbitrary mode, see global register 0xC0h.


TRANSMITTER


DIGITAL DATA FORMAT

Both the transmitter and receiver can be configured to operate in dual or single-rail data formats. This feature is available under both **Hardware** and **Host** control modes, on a global basis. The dual or single-rail data format is determined by the state of the SR/DR pin in **Hardware** mode or SR/DR interface bit in the **Host** mode. In single-rail mode, transmit clock and NRZ data are applied to TCLK_n and TPOS_n/TDATA_n pins respectively. In single-rail and **Hardware** mode the TNEG_n/CODES_n input can be used as the CODES function. With TNEG_n/CODES_n tied "Low", HDB3 or B8ZS encoding and decoding are enabled for E1 and T1 modes respectively. With TNEG_n/CODES_n tied "High", the AMI coding scheme is selected. In both dual or single-rail modes of operations, the transmitter converts digital input data to a bipolar format before being transmitted to the line.

TRANSMIT CLOCK (TCLK) SAMPLING EDGE

Serial transmit data at TPOS_n/TDATA_n and TNEG_n/CODES_n are clocked into the XRT83VL38 under the synchronization of TCLK_n. With a "0" written to the TCLKE interface bit, or by pulling the TCLKE pin "Low", input data is sampled on the falling edge of TCLK_n. The sampling edge is inverted with a "1" written to TCLKE interface bit, or by connecting the TCLKE pin "High".





TRANSMIT HDB3/B8ZS ENCODER

The Encoder function is available in both **Hardware** and **Host** modes on a per channel basis by controlling the TNEG_n/CODES_n pin or CODES interface bit. The encoder is only available in single-rail mode. In E1 mode and with HDB3 encoding selected, any sequence with four or more consecutive zeros in the input serial data from TPOS_n/TDATA_n, will be removed and replaced with 000V or B00V, where "B" indicates a pulse conforming with the bipolar rule and "V" representing a pulse violating the rule. An example of HDB3 Encoding is shown in Table 3. In a T1 system, an input data sequence with eight or more consecutive zeros will be removed and replaced using the B8ZS encoding rule. An example of Bipolar with 8 Zero Substitution (B8ZS) encoding scheme is shown in Table 4. Writing a "1" into the CODES_n interface bit or connecting the TNEG_n/CODES_n pin to a "High" level selects the AMI coding for both E1 or T1 systems.

TABLE 3: EXAMPLES OF HDB3 ENCODING

| | NUMBER OF PULSE BEFORE NEXT 4 ZEROS | NEXT 4 BITS |
|--------------|--|-------------|
| Input | e de la companya de la | 0000 |
| HDB3 (case1) | odd | V000 |
| HDB3 (case2) | even | BOOV |

| TABLE 4: EXAMPLES OF | B8ZS ENCODING |
|----------------------|----------------------|
|----------------------|----------------------|

| CASE 1 | PRECEDING PULSE | NEXT 8 BITS | | |
|------------|-----------------|-------------|--|--|
| Input | + | 00000000 | | |
| B8ZS | | 000VB0VB | | |
| AMI Output | + | 000+ -0- + | | |
| | • | | | |
| CASE 2 | | | | |
| Input | - | 0000000 | | |
| B8ZS | | 000VB0VB | | |
| AMI Output | - | 000- +0+ - | | |



OCTAL T1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR

DRIVER FAILURE MONITOR (DMO)

The driver monitor circuit is used to detect transmit driver failure by monitoring the activities at TTIP and TRING outputs. Driver failure may be caused by a short circuit in the primary transformer or system problems at the transmit input. If the transmitter of a channel has no output for more than 128 clock cycles, the corresponding DMO pin goes "High" and remains "High" until a valid transmit pulse is detected. In **Host** mode, the failure of the transmit channel is reported in the corresponding interface bit. If the DMOIE bit is also enabled, any transition on the DMO interface bit will generate an interrupt. The driver failure monitor is supported in both **Hardware** and **Host** modes on a per channel basis.

TRANSMIT PULSE SHAPER & LINE BUILD OUT (LBO) CIRCUIT

The transmit pulse shaper circuit uses the high speed clock from the Master timing generator to control the shape and width of the transmitted pulse. The internal high-speed timing generator eliminates the need for a tightly controlled transmit clock (TCLK) duty cycle. With the jitter attenuator not in the transmit path, the transmit output will generate no more than 0.025Unit Interval (UI) peak-to-peak jitter. In **Hardware** mode, the state of the A[4:0]/EQC[4:0] pins determine the transmit pulse shape for all eight channels. In **Host** mode transmit pulse shape can be controlled on a per channel basis using the interface bits EQC[4:0]. The chip supports five fixed transmit output pulse shapes (The arbitrary pulse generators are available for both T1 and E1). Transmit Line Build-Outs for T1 long-haul application are supported from 0dB to -22.5dB in three 7.5dB steps. The choice of the transmit pulse shape and LBO under the control of the interface bits are summarized in Table 5. For CSU LBO transmit pulse design information, refer to ANSI T1.403-1993 Network-to-Customer Installation specification, Annex E.

Note: EQC[4:0] determine the T1/E1 operating mode of the XRT83VL38. When EQC4 = "1" and EQC3 = "1", the XRT83VL38 is in the E1 mode, otherwise it is in the T1/J1 mode. For details on how to enable the E1 arbitrary mode, see global register 0xC0h.

| EQC4 | EQC3 | EQC2 | EQC1 | EQC0 | E1/T1 Mode & Receive Sensitivity | | CABLE | CODING |
|------|------|------|------|------|-------------------------------------|--------------------|----------|--------|
| 0 | 0 | 0 | 0 | 0 | T1 Long Haul/36dB | 0dB | 100Ω/ TP | B8ZS |
| 0 | 0 | 0 | 0 | 1 | T1 Long Haul/36dB | -7.5dB | 100Ω/ TP | B8ZS |
| 0 | 0 | 0 | 1 | 0 | T1 Long Haul/36dB | -15dB | 100Ω/ TP | B8ZS |
| 0 | 0 | 0 | 1 | 1 | T1 Long Haul/36dB | -22.5dB | 100Ω/ TP | B8ZS |
| | | • | • | | • | R | | |
| 0 | 0 | 1 | 0 | 0 | T1 Long Haul/45dB | 0dB | 100Ω/ TP | B8ZS |
| 0 | 0 | 1 | 0 | 1 | T1 Long Haul/45dB | -7.5dB | 100Ω/ TP | B8ZS |
| 0 | 0 | 1 | 1 | 0 | T1 Long Haul/45dB | -15dB | 100Ω/ TP | B8ZS |
| 0 | 0 | 1 | 1 | 1 | T1 Long Haul/45dB | -22.5dB | 100Ω/ TP | B8ZS |
| | • | | | | | | | |
| 0 | 1 | 0 | 0 | 0 | T1 Short Haul/15dB | 0-133 ft./ 0.6dB | 100Ω/ TP | B8ZS |
| 0 | 1 | 0 | 0 | 1 | T1 Short Haul/15dB | 133-266 ft./ 1.2dB | 100Ω/ TP | B8ZS |
| 0 | 1 | 0 | 1 | 0 | T1 Short Haul/15dB | 266-399 ft./ 1.8dB | 100Ω/ TP | B8ZS |
| 0 | 1 | 0 | 1 | 1 | T1 Short Haul/15dB | 399-533 ft./ 2.4dB | 100Ω/ TP | B8ZS |
| 0 | 1 | 1 | 0 | 0 | T1 Short Haul/15dB | 533-655 ft./ 3.0dB | 100Ω/ TP | B8ZS |

TABLE 5: RECEIVE EQUALIZER CONTROL AND TRANSMIT LINE BUILD-OUT SETTINGS

OR REV. 1.0.1

XRT83VL38

OCTAL T1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR

TABLE 5: RECEIVE EQUALIZER CONTROL AND TRANSMIT LINE BUILD-OUT SETTINGS

| EQC4 | EQC3 | EQC2 | EQC1 | EQC0 | E1/T1 MODE & RECEIVE SENSITIVITY | TRANSMIT LBO | CABLE | Coding | |
|----------|------|------|------|------------|-------------------------------------|---------------------|-----------------|--------|--|
| 0 | 1 | 1 | 0 | 1 | T1 Short Haul/15dB | Arbitrary Pulse | 100Ω/ TP | B8ZS | |
| | | | | | | | | | |
| 0 | 1 | 1 | 1 | 0 | T1 Gain Mode/29dB | 0-133 ft./ 0.6dB | 100Ω/ TP | B8ZS | |
| 0 | 1 | 1 | 1 | 1 | T1 Gain Mode/29dB | 133-266 ft./ 1.2dB | 100Ω/ TP | B8ZS | |
| 1 | 0 | 0 | 0 | 0 | T1 Gain Mode/29dB | 266-399 ft./ 1.8dB | 100Ω/ TP | B8ZS | |
| 1 | 0 | 0 | 0 | 1 | T1 Gain Mode/29dB | 399-533 ft./ 2.4dB | 100Ω/ TP | B8ZS | |
| 1 | 0 | 0 | Z | 0 | T1 Gain Mode/29dB | 533-655 ft./ 3.0dB | 100Ω/ TP | B8ZS | |
| 1 | 0 | 00 | 10 | 1 | T1 Gain Mode/29dB | Arbitrary Pulse | 100Ω/ TP | B8ZS | |
| | | | 3 | 10 | | | | | |
| 1 | 0 | 1 | 0 | 0 | T1 Gain Mode/29dB | 0dB | 100Ω/ TP | B8ZS | |
| 1 | 0 | 1 | 0 | x 1 | T1 Gain Mode/29dB | -7.5dB | 100Ω/ TP | B8ZS | |
| 1 | 0 | 1 | P. | 8 | T1 Gain Mode/29dB | -15dB | 100Ω/ TP | B8ZS | |
| 1 | 0 | 1 | 1 | 1 | T1 Gain Mode/29dB | -22.5dB | 100Ω/ TP | B8ZS | |
| | | | | Y, | 0,440 | | | | |
| 1 | 1 | 0 | 0 | 0 | E1 Long Haul/36dB | ITU G.703/Arbitrary | 75Ω Coax | HDB3 | |
| 1 | 1 | 0 | 0 | 1 | E1 Long Haul/36dB | ITU G.703/Arbitrary | 120Ω TP | HDB3 | |
| | | | | | or cin | chy. | | | |
| 1 | 1 | 0 | 1 | 0 | E1 Long Haul/43dB | ITU G.703/Arbitrary | 75Ω Coax | HDB3 | |
| 1 | 1 | 0 | 1 | 1 | E1 Long Haul/43dB | ITU G.703/Arbitrary | 120Ω TP | HDB3 | |
| OB 415 M | | | | | | | | | |
| 1 | 1 | 1 | 0 | 0 | E1 Short Haul | ITU G.703/Arbitrary | 75Ω Coax | HDB3 | |
| 1 | 1 | 1 | 0 | 1 | E1 Short Haul | ITU G.703/Arbitrary | 120Ω TP | HDB3 | |
| | | | | | | | | | |
| 1 | 1 | 1 | 1 | 0 | E1 Gain Mode | ITU G.703/Arbitrary | 75Ω Coax | HDB3 | |
| 1 | 1 | 1 | 1 | 1 | E1 Gain Mode | ITU G.703/Arbitrary | 120Ω TP | HDB3 | |



TRANSMIT AND RECEIVE TERMINATIONS

The XRT83VL38 is a versatile LIU that can be programmed to use one Bill of Materials (BOM) for worldwide applications for T1, J1 and E1. For specific applications the internal terminations can be disabled to allow the use of existing components and/or designs.

RECEIVER (CHANNELS 0 - 7)

INTERNAL RECEIVE TERMINATION MODE


In **Hardware** mode, RXTSEL (Pin 83) can be tied "High" to select internal termination mode for all receive channels or tied "Low" to select external termination mode. Individual channel control can only be done in **Host** mode. By default the XRT83VL38 is set for external termination mode at power up or at **Hardware** reset.

| | RXTSEL | RX TERMINATION |
|------|--------|----------------|
| 05 0 | 0 | EXTERNAL |
| | 1 | INTERNAL |

TABLE 6: RECEIVE TERMINATION CONTROL

In **Host** mode, bit 7 in the appropriate channel register, (Table 24, "Microprocessor Register #1, Bit Description," on page 59), is set "High" to select the internal termination mode for that specific receive channel.

FIGURE 13. SIMPLIFIED DIAGRAM FOR THE INTERNAL RECEIVE AND TRANSMIT TERMINATION MODE



If the internal termination mode (RXTSEL = "1") is selected, the effective impedance for E1, T1 or J1 can be achieved either with an internal resistor or a combination of internal and external resistors as shown in Table 7.

NOTE: In Hardware mode, pins RXRES[1:0] control all channels.



| RXTSEL | TERSEL1 | TERSEL0 | RXRES1 | RXRES0 | R _{ext} | R _{int} | Mode |
|--------|---------|---------|---------|--------|--|------------------|----------|
| 0 | x | х | х | х | R _{ext} | ∞ | T1/E1/J1 |
| 1 | 0 | 0 | 0 | 0 | ∞ | 100Ω | T1 |
| 1 | 0 | 1 | 0 | 0 | ∞ | 110Ω | J1 |
| 1 | 1 | 0 | 0 | 0 | ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ | 75Ω | E1 |
| 1 | 1 | 1 | 0 | 0 | ∞ | 120Ω | E1 |
| 1 | 0 | 0 | 0 | 1 | 240Ω | 172Ω | T1 |
| 1 | 0 | 5 70 | 0 | 1 | 240Ω | 204Ω | J1 |
| 1 | 1 | 00 | 0 | 1 | 240Ω | 108Ω | E1 |
| 1 | 1 | 95 | 0 | 1 | 240Ω | 240Ω | E1 |
| 1 | 0 | 0 | · 9* | 0 | 210Ω | 192Ω | T1 |
| 1 | 0 | P | Qr 1 Or | 0 | 210Ω | 232Ω | J1 |
| 1 | 1 | 0 | 1 | 0 | 210Ω | 116Ω | E1 |
| 1 | 1 | 1 | 1 | 0 | 210Ω | 280Ω | E1 |
| 1 | 0 | 0 | Ū, | | 150Ω | 300Ω | T1 |
| 1 | 0 | 1 | 1 0 | 1 | 150Ω | 412Ω | J1 |
| 1 | 1 | 0 | 1 | 0,1 | 150Ω | 150Ω | E1 |
| 1 | 1 | 1 | 1 | 1 | 150ΩΟ | 600Ω | E1 |

TABLE 7: RECEIVE TERMINATIONS

Figure 14 is a simplified diagram for T1 (100 Ω) in the external receive and transmit termination mode. **Figure 15** is a simplified diagram for E1 (75 Ω) in the external receive and internal transmit termination mode.

FIGURE 14. SIMPLIFIED DIAGRAM FOR T1 IN THE EXTERNAL TERMINATION MODE (RXTSEL= 0 & TXT-SEL= 0)









FIGURE 15. SIMPLIFIED DIAGRAM FOR E1 IN EXTERNAL RECEIVE TERMINATION MODE (RXTSEL= 0) AND INTERNAL TRANSMIT TERMINATION MODE (TXTEL= 1)



TRANSMITTER (CHANNELS 0 - 7)

TRANSMIT TERMINATION MODE

In **Hardware** mode, TXTSEL (Pin 84) can be tied "High" to select internal termination mode for all transmit channels or tied "Low" for external termination Individual channel control can be done only in **Host** mode. In **Host** mode, bit 6 in the appropriate register for a given channel is set "High" to select the internal termination mode for that specific transmit channel, see Table 24, "Microprocessor Register #1, Bit Description," on page 59.

In internal mode, no external resistors are used. An external capacitor of 0.68µF is used for proper operation of the internal termination circuitry, see Figure 13.

| TERSEL1 | TERSELO | TERMINATION | |
|---------|---------|--------------|----------|
| 0 | 0 | 100Ω | |
| 0 | 1 | 1 10Ω | Ċ. |
| 1 | 0 | 75Ω | S. |
| 1 | 1 | 120Ω | ° |

| T | TERMINATION | | |
|----------|-------------|--------|---------|
| | | SELECT | |
| TADLE U. | | | CONTROL |
| | | | |

EXTERNAL TRANSMIT TERMINATION MODE

By default the XRT83VL38 is set for external termination mode at power up or at **Hardware** reset.

When external transmit termination mode is selected, the internal termination circuitry is disabled. The value of the external resistors is chosen for a specific application. Figure 14 is a simplified block diagram for T1 (100 Ω) in the external receive and transmit termination mode. Figure 15 is a simplified block diagram for E1 (75 Ω) in the external receive termination and internal transmit termination mode.

 Table 9 summarizes the transmit terminations.



| | TERSEL1 | TERSEL0 | TXTSEL | $R_{int} \Omega$ | n (turns Ratio) | $R_{ext} \Omega$ | C _{ext} |
|---------------------|---------|---------|------------|------------------|-----------------------------|------------------------|------------------|
| | | | 0=EXTERNAL | SET BY | n, R _{ext} , and C | _{ext} ARE SUC | GESTED |
| | | | 1=INTERNAL | CONTROL BITS | | TTINGS | |
| | 1 | | 1 | | | | T |
| T1 | 0 | 0 | 0 | 0Ω | 2 | 3.1Ω | 0 |
| 100 Ω | 0 | 0 | 1 | 12.5Ω | 2 | 0Ω | 0.68μF |
| | | 3 | | | I | | |
| 14 | 3 | 0 | | | | | |
| J1 110 Ω | 0 💊 | 1 | 0 | 0Ω | 2 | 3.1Ω | 0 |
| | 0 | 2 | 1 | 13.75Ω | 2 | 0Ω | 0.68µF |
| | (| 2 | · 6. | | | | T |
| E1 | | 0 | 0,0 | | | | |
| - τ 75 Ω | 1 | 0 | 0 | E1 extern | al Transmit termina | ation not su | upported |
| | 1 | 0 | 100 | 9.4Ω | 2 | 0Ω | 0.68µF |
| | | | | <u>()</u> | A | | |
| E1 | | | 9 | 0 | 2 | | |
| Ε Ι 120 Ω | 1 | 1 | 0 | E1 extern | al Transmit termina | ation not su | upported |
| | 1 | 1 | 1 | 15Ω | 2.1 | 0Ω | 0.68µl |
| | | | | | | in es | |

TABLE 9: TRANSMIT TERMINATIONS

REDUNDANCY APPLICATIONS

Telecommunication system design requires signal integrity and reliability. When a T1/E1 primary line card has a failure, it must be swapped with a backup line card while maintaining connectivity to a backplane without losing data. System designers can achieve this by implementing common redundancy schemes with the XRT83VL38 Line Interface Unit (LIU). The XRT83VL38 offers features that are tailored to redundancy applications while reducing the number of components and providing system designers with solid reference designs. These features allow system designers to implement redundancy applications that ensure reliability. The Internal Impedance mode eliminates the need for external relays when using the 1:1 and 1+1 redundancy schemes.



OCTAL T1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR

PROGRAMMING CONSIDERATIONS

In many applications switching the control of the transmitter outputs and the receiver line impedance to **hardware** control will provide faster transmitter ON/OFF switching.

In **Host** Mode, there are two bits in register 130 (82H) that control the transmitter outputs and the Rx line impedance select, TXONCNTL (Bit 7) and TERCNTL (Bit 6).

Setting bit-7 (TXONCNTL) to a "1" transfers the control of the Transmit On/Off function to the TXON_n **Hardware** control pins. (Pins 90 through 93 and pins 169 through 172). The TXON is used to tri-state the transmit outputs when used in a redundancy application.

Setting bit-6 (TERCNTL) to a "1" transfers the control of the Rx line impedance select (RXTSEL) to the RXTSEL **Hardware** control pin (pin 83).

Either mode works well with redundancy applications. The user can determine which mode has the fastest switching time for a unique application.

TYPICAL REDUNDANCY SCHEMES

- n .1:1 One backup card for every primary card (Facility Protection)
- n ·1+1 One backup card for every primary card (Line Protection)
- n ·N+1One backup card for N primary cards

1:1 REDUNDANCY

A 1:1 facility protection redundancy scheme has one backup card for every primary card. When using 1:1 redundancy, the backup card has its transmitters tri-stated and its receivers in high impedance. This eliminates the need for external relays and provides one bill of materials for all interface modes of operation. The transmit and receive sections of the LIU device are described separately.

1+1 REDUNDANCY

A 1+1 line protection redundancy scheme has one backup card for every primary card, and the receivers on the backup card are monitoring the receiver inputs. Therefore, the receivers on both cards need to be active. The transmit outputs require no external resistors. The transmit and receive sections of the LIU device are described separately.

TRANSMIT 1:1 & 1+1 REDUNDANCY

For 1:1 and 1+1 redundancy, the transmitters on the primary and backup card should be programmed for Internal Impedance mode. The transmitters on the backup card should be tri-stated. Select the appropriate impedance for the desired mode of operation, T1/E1/J1. A 0.68uF capacitor is used in series with TTIP for blocking DC bias. See Figure 16 for a simplified block diagram of the transmit section for 1:1 and 1+1 redundancy scheme.

NOTE: For simplification, the over voltage protection circuitry was omitted.







FIGURE 16. SIMPLIFIED BLOCK DIAGRAM OF THE TRANSMIT SECTION FOR 1:1 & 1+1 REDUNDANCY

RECEIVE 1:1 & 1+1 REDUNDANCY

For 1:1 and 1+1 redundancy, the receivers on the primary card should be programmed for Internal Impedance mode. The receivers on the backup card should be programmed for External Impedance mode. Since there is no external resistor in the circuit, the receivers on the backup card will be high impedance. This key design feature eliminates the need for relays and provides one bill of materials for all interface modes of operation. Select the impedance for the desired mode of operation, T1/E1/J1. To swap the primary card, set the backup card to Internal Impedance mode, then the primary card to External Impedance mode. See Figure 17 for a simplified block diagram of the receive section for a 1:1 and 1+1 redundancy scheme.

NOTE: For simplification, the over voltage protection circuitry was omitted.







OCTAL T1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR


N+1 REDUNDANCY


N+1 redundancy has one backup card for N primary cards. Due to impedance mismatch and signal contention, external relays are necessary when using this redundancy scheme. The advantage of relays is that they create complete isolation between the primary cards and the backup card. This allows all transmitters and receivers on the primary cards to be configured in internal impedance mode, providing one bill of materials for all interface modes of operation. The transmit and receive sections of the XRT83VL38 are described separately.

TRANSMIT

For N+1 redundancy, the transmitters on all cards should be programmed for internal impedance mode providing one bill of materials for T1/E1/J1. The transmitters on the backup card do not have to be tri-stated. To swap the primary card, close the desired relays, and tri-state the transmitters on the failed primary card. A 0.68μ F capacitor is used in series with TTIP for blocking DC bias. See Figure 18 for a simplified block diagram of the transmit section for an N+1 redundancy scheme.

NOTE: For simplification, the over voltage protection circuitry was omitted.





OCTAL T1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR

RECEIVE

For N+1 redundancy, the receivers on the primary cards should be programmed for internal impedance mode. The receivers on the backup card should be programmed for external impedance mode. Since there is no external resistor in the circuit, the receivers on the backup card will be high impedance. Select the impedance for the desired mode of operation, T1/E1/J1. To swap the primary card, set the backup card to internal impedance mode, then the primary card to external impedance mode. See Figure 19. for a simplified block diagram of the receive section for a N+1 redundancy scheme.

NOTE: For simplification, the over voltage protection circuitry was omitted.




FIGURE 19. SIMPLIFIED BLOCK DIAGRAM - RECEIVE SECTION FOR N+1 REDUNDANCY





OCTAL T1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR

PATTERN TRANSMIT AND DETECT FUNCTION

Several test and diagnostic patterns can be generated and detected by the chip. In **Hardware** mode each channel can be independently programmed to transmit an All Ones pattern by applying a "High" level to the corresponding TAOS_n pin. In **Host** mode, the three interface bits TXTEST[2:0] control the pattern generation and detection independently for each channel according to Table 10.

| | TXTEST2 | TXTEST1 | TXTEST0 | TEST PATTERN |
|---|---------|---------|---------|--------------|
| | 0 | х | х | None |
| | 1 | 0 | 0 | TDQRSS |
| > | 1 | 0 | 1 | TAOS |
| | | 1 | 0 | TLUC |
| 3 | Q. | 1 | 1 | TLDC |

TABLE 10: PATTERN TRANSMISSION CONTROL

TRANSMIT ALL ONES (TAOS)

This feature is available in both **Hardware** and **Host** modes. With the TAOS_n pin connected to a "High" level or when interface bits TXTEST2="1", TXTEST1="0" and TXTEST0="1" the transmitter ignores input from TPOS_n/TDATA_n and TNEG_n/CODES_n pins and sends a continuous AMI encoded all "Ones" signal to the line, using TCLK_n clock as the reference. In addition, when the **Hardware** pin and interface bit ATAOS is activated, the chip will automatically transmit the Alb "Ones" data from any channel that detects an RLOS condition. This feature is not available on a per channel basis. TCLK_n must NOT be tied "Low".

NETWORK LOOP CODE DETECTION AND TRANSMISSION

This feature is available in **Host** mode only. When the interface bits TXTEST2="1", TXTEST1="1" and TXTEST0="0" the chip is enabled to transmit the "00001" Network Loop-Up Code from the selected channel requesting a Loop-Back condition from the remote terminal. Simultaneously setting the interface bits NLCDE1="0" and NLCDE0="1" enables the Network Loop-Up code detection in the receiver. If the "00001" Network Loop-Up code is detected in the receive data for longer than 5 seconds, the NLCD bit in the interface register is set indicating that the remote terminal has activated remote Loop-Back and the chip is receiving its own transmitted data. When the interface bits TXTEST2="1" TXTEST1="1" and TXTEST0="1" the chip is enabled to transmit the Network Loop-Down Code (TLDC) "001" from the selected channel requesting the remote terminal the removal of the Loop-Back condition.

In the **Host** mode each channel is capable of monitoring the contents of the receive data for the presence of Loop-Up or Loop-Down code from the remote terminal. In the **Host** mode the two interface bits NLCDE[1:0] control the Loop-Code detection independently for each channel according to Table 11.

| NLCDE1 | NLCDE0 | CONDITION | |
|--------|--------|---|--|
| 0 | 0 | Disable Loop-Code Detection | |
| 0 | 1 | etect Loop-Up Code in Receive Data | |
| 1 | 0 | etect Loop-Down Code in Receive Data | |
| 1 | 1 | Automatic Loop-Code detection and Remote Loop-Back Activation | |

TABLE 11: LOOP-CODE DETECTION CONTROL

Setting the interface bits to NLCDE1="0" and NLCDE0="1" activates the detection of the Loop-Up code in the receive data. If the "00001" Network Loop-Up code is detected in the receive data for longer than 5 seconds, the NLCD interface bit is set to "1" and stays in this state for as long as the receiver continues to receive the





Network Loop-Up Code. In this mode if the NLCD interrupt is enabled, the chip will initiate an interrupt on every transition of NLCD. The host has the option to ignore the request from the remote terminal, or to respond to the request and manually activate Remote Loop-Back. The host can subsequently activate the detection of the Loop-Down Code by setting NLCDE1="1" and NLCDE0="0". In this case, receiving the "001" Loop-Down Code for longer than 5 seconds will set the NLCD bit to "1" and if the NLCD interrupt is enabled, the chip will initiate an interrupt on every transition of NLCD. The host can respond to the request from the remote terminal and remove Loop-Back condition. In the manual Network Loop-Up (NLCDE1="0" and NLCDE0="1") and Loop-Down (NLCDE1="1" and NLCDE0="0") Code detection modes, the NLCD interface bit will be set to "1" upon receiving the corresponding code in excess of 5 seconds in the receive data. The chip will initiate an interrupt any time the status of the NLCD bit changes and the Network Loop-code interrupt is enabled.

In the Host mode, setting the interface bits NLCDE1="1" and NLCDE0="1" enables the automatic Loop-Code detection and Remote Loop-Back activation mode if, TXTEST[2:0] is NOT equal to "110". As this mode is initiated, the state of the NLCD interface bit is reset to "0" and the chip is programmed to monitor the receive input data for the Loop-Up Code. If the "00001" Network Loop-Up Code is detected in the receive data for longer than 5 seconds in addition to the NLCD bit in the interface register being set, Remote Loop-Back is automatically activated. The chip stays in remote Loop-Back even if it stops receiving the "00001" pattern. After the chip detects the Loop-Up code sets the NLCD bit and enters Remote Loop-Back, it automatically starts monitoring the receive data for the Loop Down code. In this mode however, the NLCD bit stays set even if the receiver stops receiving the Loop-Up code, which is an indication to the host that the Remote Loop-Back is still in effect. Remote Loop-Back is removed if the chip detects the "001" Loop-Down code for longer than 5 seconds. Detecting the "001" code also results in resetting the NLCD interface bit and initiating an interrupt. The Remote Loop-Back can also be removed by taking the chip out of the Automatic detection mode by programming it to operate in a different state. The chip will not respond to remote Loop-Back request if Local Analog Loop-Back is activated locally. When programmed in Automatic detection mode the NLCD interface bit stays "High" for the whole time the Remote Loop-Back is activated and initiates an interrupt any time the status of the NLCD bit changes provided the Network Loop-code interrupt is enabled.

TRANSMIT AND DETECT QUASI-RANDOM SIGNAL SOURCE (TDQRSS)

Each channel of XRT83VL38 includes a QRSS pattern generation and detection block for diagnostic purposes that can be activated only in the **Host** mode by setting the interface bits TXTEST2="1", TXTEST1="0" and TXTEST0="0". For T1 systems, the QRSS pattern is a 2²⁰-1pseudo-random bit sequence (PRBS) with no more than 14 consecutive zeros. For E1 systems, the QRSS pattern is 2¹⁵ -1 PRBS with an inverted output. With QRSS and Analog Local Loop-Back enabled simultaneously, and by monitoring the status of the QRPD interface bit, all main functional blocks within the transceiver can be verified.

When the receiver achieves QRSS synchronization with fewer than 4 errors in a 128 bits window, QRPD changes from "Low" to "High". After pattern synchronization, any bit error will cause QRPD to go "Low" for one clock cycle. If the QRPDIE bit is enabled, any transition on the QRPD bit will generate an interrupt.

With TDQRSS activated, a bit error can be inserted in the transmitted QRSS pattern by transitioning the INSBER interface bit from "0" to "1". Bipolar violation can also be inserted either in the QRSS pattern, or input data when operating in the single-rail mode by transitioning the INSBPV interface bit from "0" to "1". The state of INSBER and INSBPV bits are sampled on the rising edge of the TCLK_n. To insure the insertion of the bit error or bipolar violation, a "0" should be written in these bit locations before writing a "1".



OCTAL T1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR

LOOP-BACK MODES

The XRT83VL38 supports several Loop-Back modes under both **Hardware** and **Host** control. In **Hardware** mode the two LOOP[1:0] pins control the Loop-Back functions for each channel independently according to **Table 12**.

| LOOP1 | LOOP0 | LOOP-BACK MODE |
|-------|-------|----------------|
| 0 | 0 | None |
| 0 | 1 | Analog |
| 1 | 0 | Remote |
| 1 | 1 | Digital |

TABLE 12: LOOP-BACK CONTROL IN HARDWARE MODE


In **Host** mode the Loop-Back functions are controlled by the three LOOP[2:0] interface bits. Each channel can be programmed independently according to Table 13.

| LQ | OP2 | LOOP1 | LOOP0 | LOOP-BACK MODE |
|-----|-----|-------|-------|----------------|
| 800 | | X | Х | None |
| | 5 | 0 | 0 | Dual |
| | | 0 | | Analog |
| | 1 | 0,1 | 0 | Remote |
| | 1 | ¢, | | Digital |

TABLE 13: LOOP-BACK CONTROL IN HOST MODE

LOCAL ANALOG LOOP-BACK (ALOOP)

With Local Analog Loop-Back activated, the transmit data at TTIP and TRING are looped-back to the analog input of the receiver. External inputs at RTIP/RRING in this mode are ignored while valid transmit data continues to be sent to the line. Local Analog Loop-Back exercises most of the functional blocks of the XRT83VL38 including the jitter attenuator which can be selected in either the transmit or receive paths. Local Analog Loop-Back is shown in Figure 20.



In this mode, the jitter attenuator (if selected) can be placed in the transmit or receive path.




OCTAL T1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR

REMOTE LOOP-BACK (RLOOP)

selected in the transmit path is shown in Figur


With Remote Loop-Back activated, receive data after the jitter attenuator (if selected in the receive path) is looped back to the transmit path using RCLK as transmit timing. In this mode transmit clock and data are ignored, while RCLK and receive data will continue to be available at their respective output pins. Remote Loop-Back with jitter attenuator selected in the receive path is shown in Figure 21.

FIGURE 21. REMOTE LOOP-BACK MODE WITH JITTER ATTENUATOR SELECTED IN RECEIVE PATH



In the Remote Loop-Back mode if the jitter attenuator is selected in the transmit path, the receive data from the Clock and Data Recovery block is looped back to the transmit path and is applied to the jitter attenuator using RCLK as transmit timing. In this mode the transmit clock and data are also ignored, while RCLK and received data will continue to be available at their respective output pins. Remote Loop-Back with the jitter attenuator







OCTAL T1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR

DIGITAL LOOP-BACK (DLOOP)

Digital Loop-Back or Local Loop-Back allows the transmit clock and data to be looped back to the corresponding receiver output pins through the encoder/decoder and jitter attenuator. In this mode, receive data and clock are ignored, but the transmit data will be sent to the line uninterrupted. This loop back feature allows users to configure the line interface as a pure jitter attenuator. The Digital Loop-Back signal flow is shown in Figure 23.





FIGURE 23. DIGITAL LOOP-BACK MODE WITH JITTER ATTENUATOR SELECTED IN TRANSMIT PATH

DUAL LOOP-BACK

Figure 24 depicts the data flow in dual-loopback. In this mode, selecting the jitter attenuator in the transmit path will have the same result as placing the jitter attenuator in the receive path. In dual Loop-Back mode the recovered clock and data from the line are looped back through the transmitter to the TTIP and TRING without passing through the jitter attenuator. The transmit clock and data are looped back through the jitter attenuator to the RCLK and RPOS/RDATA and RNEG pins. For proper operation of Dual Loop-Back mode, TCLK must be present.



OCTAL T1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR

Powering Connectivity REV. 1.0.1


MICROPROCESSOR INTERFACE

The microprocessor interface can be accessed through a standard serial interface or a standard parallel microprocessor interface. The SER_PAR pin is used to select between the two. By default, the chip is configured in the Parallel Microprocessor interace. For Serial communication, this pin must be pulled "High".

SERIAL MICROPROCESSOR INTERFACE BLOCK

The serial microprocessor uses a standard 3-pin serial port with \overline{CS} , SCLK, and SDI for programming the LIU. Optional pins such as SDO, INT, and RESET allow the ability to read back contents of the registers, monitor the LIU via an interrupt pin, and reset the LIU to its default configuration by pulling reset "Low" for more than 10 μ S. A simplified block diagram of the Serial Microprocessor is shown in Figure 25.


FIGURE 25. SIMPLIFIED BLOCK DIAGRAM OF THE SERIAL MICROPROCESSOR INTERFACE



SERIAL TIMING INFORMATION

The serial port requires 24 bits of data applied to the SDI (Serial Data Input) pin. The Serial Microprocessor samples SDI on the rising edge of SCLK (Serial Clock Input). The data is not latched into the device until all 24 bits of serial data have been sampled. A timing diagram of the Serial Microprocessor is shown in Figure 26.





Note: For applications without a free running SCLK, a minimum of 1 SCLK pulse must be applied when \overline{CS} is "High", before pulling \overline{CS} "Low".

24-BIT SERIAL DATA INPUT DESCRITPTION



The serial data input is sampled on the rising edge of SCLK. In readback mode, the serial data output is updated on the falling edge of SCLK. The serial data must be applied to the LIU LSB first. The 24 bits of serial data are described below.

ADDR[7:0] (SCLK1 - SCLK8)

The first 8 SCLK cycles are used to provide the address to which a Read or Write operation will occur. ADDR[0] (LSB) must be sent to the LIU first followed by ADDR[1] and so forth until all 8 address bits have been sampled by SCLK.

R/W (SCLK9)

The next serial bit applied to the LIU informs the microprocessor that a Read or Write operation is desired. If the R/W bit is set to "0", the microprocessor is configured for a Write operation. If the R/W bit is set to "1", the microprocessor is configured for a Read operation.

DUMMY BITS (SCLK10 - SCLK16)

The next 7 SCLK cycles are used as dummy bits. Seven bits were chosen so that the serial interface can easily be divided into three 8-bit words to be compliant with standard serial interface devices. The state of these bits are ignored and can hold either "0" or "1" during both Read and Write operations.


DATA[7:0] (SCLK17 - SCLK24)

The next 8 SCLK cycles are used to provide the data to be written into the internal register chosen by the address bits. DATA[0] (LSB) must be sent to the LIU first followed by DATA[1] and so forth until all 8 data bits have been sampled by SCLK. Once 24 SCLK cycles have been completed, the LIU holds the data until \overline{CS} is pulled "High" whereby, the serial microprocessor latches the data into the selected internal register.

8-BIT SERIAL DATA OUTPUT DESCRIPTION

The serial data output is updated on the falling edge of SCLK17 - SCLK24 if R/W is set to "1". DATA[0] (LSB) is provided on SCLK17 to the SDO pin first followed by DATA[1] and so forth until all 8 data bits have been updated. The SDO pin allows the user to read the contents stored in individual registers by providing the desired address on the SDI pin during the Read cycle.







OCTAL T1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR

| SYMBOL | PARAMETER | Min. | Typ. | Мах | UNITS |
|-----------------|--|------|------|-----|-------|
| t ₂₁ | CS Low to Rising Edge of SCIk | 5 | | | ns |
| t ₂₂ | SDI to Rising Edge of SClk | 5 | | | ns |
| t ₂₃ | SDI to Rising Edge of SCIk Hold Time | 5 | | | ns |
| t ₂₄ | SClk "Low" Time | 20 | | | ns |
| t ₂₅ | SClk "High" Time | 20 | | | ns |
| t ₂₆ | SClk Period | 40 | | | ns |
| t ₂₈ | CS Inactive Time | 40 | | | ns |
| t ₂₉ | Falling Edge of SCIk to SDO Valid Time | | | 5 | ns |
| t ₃₁ | Rising edge of CS to High Z | | | 5 | ns |

TABLE 14: MICROPROCESSOR SERIAL INTERFACE TIMINGS ($T_A = 25^{\circ}C$, $V_{DD}=3.3V \pm 5\%$ and load = 10PF)

PARALLEL MICROPROCESSOR INTERFACE BLOCK

The Parallel Microprocessor Interface section supports communication between the local microprocessor (μ P) and the LIU. The XRT83VL38 supports an Intel asynchronous interface and Motorola 68K asynchronous interface. The microprocessor interface is selected by the state of the μ PTS[2:1] input pins. Selecting the microprocessor interface is shown in Table 15.

| TABLE 15: SELECTING THE | OCESSOR | INTERFACE MODE |
|-------------------------|---------|----------------|
| | | |

| μ ΡΤS[2:1] | MICROPROCESSOR MODE |
|-------------------|--|
| 0h (00) | Intel 68HC11, 8051, 80C188 (Asynchronous) |
| 1h (01) | Motorola 68K (Asynchronous) |

The XRT83VL38 uses multipurpose pins to configure the device appropriately. The local µP configures the LIU by writing data into specific addressable, on-chip Read/Write registers. The microprocessor interface provides the signals which are required for a general purpose microprocessor to read or write data into these registers. The microprocessor interface also supports polled and interrupt driven environments. A simplified block diagram of the microprocessor is shown in Figure 28.






FIGURE 28. SIMPLIFIED BLOCK DIAGRAM OF THE MICROPROCESSOR INTERFACE BLOCK

THE MICROPROCESSOR INTERFACE BLOCK SIGNALS

The LIU may be configured into different operating modes and have its performance monitored by software through a standard microprocessor using data, address and control signals. These interface signals are described below in Table 16, Table 17, and Table 18. The microprocessor interface can be configured to operate in Intel mode or Motorola mode. When the microprocessor interface is operating in Intel mode, some of the control signals function in a manner required by the Intel 80xx family of microprocessors. Likewise, when the microprocessor interface is operating in Motorola mode, then these control signals function in a manner as required by the Motorola microprocessors. (For using a Motorola 68K asynchronous processor, see Figure 30 and Table 20) Table 16 lists and describes those microprocessor interface signals whose role is constant across the two modes. Table 17 describes the role of some of these signals when the microprocessor interface is operating in the Intel mode. Likewise, Table 16 describes the role of these signals when the microprocessor interface is operating in the Motorola Power PC mode.

TABLE 16: XRT83VL38 MICROPROCESSOR INTERFACE SIGNALS THAT EXHIBIT CONSTANT ROLES IN BOTH INTEL AND MOTOROLA MODES

| PIN NAME | Түре | DESCRIPTION |
|-----------|------|--|
| µPTS[2:1] | I | Microprocessor Interface Mode Select Input pins These two pins are used to specify the microprocessor interface mode. The relationship between the state of these two input pins, and the corresponding microprocessor mode is pre- sented in Table 15. |
| DATA[7:0] | I/O | Bi-Directional Data Bus for register "Read" or "Write" Operations. |
| ADDR[7:0] | I | Eight-Bit Address Bus Inputs The XRT83VL38 LIU microprocessor interface uses a direct address bus. This address bus is provided to permit the user to select an on-chip register for Read/Write access. |
| CS | I | Chip Select Input This active low signal selects the microprocessor interface of the XRT83VL38 LIU and enables Read/Write operations with the on-chip register locations. |

FOR REV. 1.0.1

OCTAL T1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR

| XRT83VL38 Pin Name | INTEL Equivalent Pin | Түре | DESCRIPTION |
|-----------------------|-------------------------|-------|---|
| ALE | ALE | I | Address-Latch Enable: This active high signal is used to latch the contents on the address bus ADDR[7:0]. The contents of the address bus are latched into the ADDR[7:0] inputs on the falling edge of ALE. |
| RD_DS | RD | I | Read Signal: This active low input functions as the read signal from the local μ P. When this pin is pulled "Low" (if CS is "Low") the LIU is informed that a read operation has been requested and begins the process of the read cycle. |
| WR_R/W | WR | | Write Signal: This active low input functions as the write signal from the local μ P. When this pin is pulled "Low" (if \overline{CS} is "Low") the LIU is informed that a write operation has been requested and begins the process of the write cycle. |
| RDY | RDY | SOC S | Ready Output: This active low signal is provided by the LIU device. It indicates that the current read or write cycle is complete, and the LIU is waiting for the next command. |

TABLE 17: INTEL MODE: MICROPROCESSOR INTERFACE SIGNALS

| TABLE 18: MOTOROLA MODE: MICROPROCESSOR INTERFACE SIGNALS |
|---|
|---|

| XRT83VL38 Pin Name | Motorola Equivalent Pin | Түре | |
|-----------------------|----------------------------|------|--|
| ALE | AS | Ι | Address Strobe: This active high signal is used to latch the contents on the address bus ADDR[7:0]. The contents of the address bus are latched into the ADDR[7:0] inputs on the falling edge of AS. |
| WR_R/W | R/W | Ι | Read/Write: This input pin from the local μ P is used to inform the LIU whether a Read or Write operation has been requested. When this pin is pulled "High", DS will initiate a read operation. When this pin is pulled "Low", DS will initiate a write operation. |
| RD_DS | DS | Ι | Data Strobe: This active low input functions as the read or write signal from the local μ P dependent on the state of R/W. When DS is pulled "Low" (If CS is "Low") the LIU begins the read or write operation. |
| RDY | DTACK | 0 | Data Transfer Acknowledge: This active low signal is provided by the LIU device. It indicates that the current read or write cycle is complete, and the LIU is waiting for the next command. |

INTEL MODE PROGRAMMED I/O ACCESS (ASYNCHRONOUS)

If the LIU is interfaced to an Intel type μ P, then it should be configured to operate in the Intel mode. Intel type Read and Write operations are described below.

Intel Mode Read Cycle

Whenever an Intel-type μP wishes to read the contents of a register, it should do the following.

- 1. Place the address of the target register on the address bus input pins ADDR[7:0].
- 2. While the μP is placing this address value on the address bus, the address decoding circuitry should assert the CS pin of the LIU, by toggling it "Low". This action enables further communication between the μP and the LIU microprocessor interface block.
- **3.** Toggle the ALE input pin "High". This step enables the address bus input drivers, within the microprocessor interface block of the LIU.
- **4.** The μP should then toggle the ALE pin "Low". This step causes the LIU to latch the contents of the address bus into its internal circuitry. At this point, the address of the register has now been selected.



OCTAL T1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR

- Next, the µP should indicate that this current bus cycle is a Read operation by toggling the RD input pin "Low". This action also enables the bi-directional data bus output drivers of the LIU.
- 6. After the μP toggles the Read signal "Low", the LIU will toggle the RDY output pin "Low". The LIU does this in order to inform the μP that the data is available to be read by the μP, and that it is ready for the next command.
- **7.** After the μP detects the RDY signal and has read the data, it can terminate the Read Cycle by toggling the RD input pin "High".

Note: ALE can be tied "High" if this signal is not available.

The Intel Mode Write Cycle

Whenever an Intel type μP wishes to write a byte or word of data into a register within the LIU, it should do the following.

- 1. Place the address of the target register on the address bus input pins ADDR[7:0].
- 2. While the μP is placing this address value on the address bus, the address decoding circuitry should assert the CS pin of the LIU, by toggling it "Low". This action enables further communication between the μP and the LIU microprocessor interface block.
- 3. Toggle the ALE input pin "High" This step enables the address bus input drivers, within the microprocessor interface block of the HU.
- **4.** The μP should then toggle the ALE pin "Low". This step causes the LIU to latch the contents of the address bus into its internal circuitry. At this point, the address of the register has now been selected.
- 5. The µP should then place the byte or word that it intends to write into the target register, on the bi-directional data bus DATA[7:0].
- Next, the μP should indicate that this current bus cycle is a Write operation by toggling the WR input pin "Low". This action also enables the bi-directional data bus input drivers of the LIU.
- 7. After the μP toggles the Write signal "Low", the LIU will toggle the RDY output pin "Low". The LIU does this in order to inform the μP that the data has been written into the internal register location, and that it is ready for the next command.

NOTE: ALE can be tied "High" if this signal is not available.

The Intel Read and Write timing diagram is shown in Figure 29. The timing specifications are shown in Table 19.




FIGURE 29. INTEL µP INTERFACE SIGNALS DURING PROGRAMMED 10 READ AND WRITE OPERATIONS

OCTAL T1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR



REV. 1.0.1

TABLE 19: INTEL MICROPROCESSOR INTERFACE TIMING SPECIFICATIONS

| SYMBOL | PARAMETER | Min | Мах | Units |
|----------------|--|-----|-----|-------|
| t ₀ | Valid Address to \overline{CS} Falling Edge | 0 | - | ns |
| t ₁ | CS Falling Edge to RD Assert | 65 | - | ns |
| t ₂ | RD Assert to RDY Assert | - | 90 | ns |
| NA | RD Pulse Width (t ₂) | 90 | - | ns |
| t ₃ | CS Falling Edge to WR Assert | 65 | - | ns |
| t ₄ | WR Assert to RDY Assert | - | 90 | ns |
| NA | $\overline{\text{WR}}$ Pulse Width (t ₄) | 90 | - | ns |

MOTOROLA MODE PROGRAMMED I/O ACCESS (ASYNCHRONOUS)

If the LIU is interfaced to a Motorola type µP, it should be configured to operate in the Motorola mode. Motorola type programmed I/O Read and Write operations are described below.

Motorola Mode Read Cycle

Whenever a Motorola type μ P wishes to read the contents of a register, it should do the following.

- 1. Place the address of the target register on the address bus input pins ADDR[7:0].
- 2. While the μP is placing this address value on the address bus, the address decoding circuitry should assert the CS pin of the LIU, by toggling it "Low" This action enables further communication between the μP and the LIU microprocessor interface block.
- **3.** The μP should then toggle the AS pin "Low". This step causes the LIU to latch the contents of the address bus into its internal circuitry. At this point, the address of the register has now been selected.
- Next, the μP should indicate that this current bus cycle is a Read operation by pulling the R/W input pin "High".
- 5. Toggle the DS input pin "Low". This action enables the bi-directional data bus output drivers of the LIU.
- 6. After the μP toggles the DS signal "Low", the LIU will toggle the DTACK output pin "Low". The LIU does this in order to inform the μP that the data is available to be read by the μP, and that it is ready for the next command.
- **7.** After the μP detects the DTACK signal and has read the data, it can terminate the Read Cycle by toggling the DS input pin "High".

Motorola Mode Write Cycle

Whenever a motorola type μ P wishes to write a byte or word of data into a register within the LIU, it should do the following.

- 1. Place the address of the target register on the address bus input pins ADDR[7:0].
- 2. While the μP is placing this address value on the address bus, the address decoding circuitry should assert the CS pin of the LIU, by toggling it "Low". This action enables further communication between the μP and the LIU microprocessor interface block.
- **3.** The μP should then toggle the AS pin "Low". This step causes the LIU to latch the contents of the address bus into its internal circuitry. At this point, the address of the register has now been selected.
- Next, the μP should indicate that this current bus cycle is a Write operation by pulling the R/W input pin "Low".
- 5. Toggle the DS input pin "Low". This action enables the bi-directional data bus output drivers of the LIU.
- 6. After the μP toggles the DS signal "Low", the LIU will toggle the DTACK output pin "Low". The LIU does this in order to inform the μP that the data has been written into the internal register location, and that it is ready for the next command.



OCTAL T1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR

7. After the μP detects the DTACK signal and has read the data, it can terminate the Read Cycle by toggling the DS input pin "High".

The Motorola Read and Write timing diagram is shown in **Figure 30**. The timing specifications are shown in **Table 20**.




FIGURE 30. MOTOROLA 68K µP INTERFACE SIGNALS DURING PROGRAMMED I/O READ AND WRITE OPERATIONS

TABLE 20: MOTOROLA 68K MICROPROCESSOR INTERFACE TIMING SPECIFICATIONS

| SYMBOL | Parameter | Min | Мах | Units |
|----------------|--|------|------|-------|
| t ₀ | Valid Address to CS Falling Edge | 0 0 | - | ns |
| t ₁ | CS Falling Edge to DS (Pin RD_DS) Assert | 65 | · - | ns |
| t ₂ | DS Assert to DTACK Assert | 8-15 | 90 | ns |
| NA | DS Pulse Width (t ₂) | 90 | J. 5 | ns |
| t ₃ | $\overline{\text{CS}}$ Falling Edge to $\overline{\text{AS}}$ (Pin ALE) Falling Edge | 0 | °¢ | ns |

MICROPROCESSOR REGISTER TABLES

The microprocessor interface consists of 256 addressable locations. Each channel uses 16 dedicated 8 byte registers for independent programming and control. There are four additional registers for global control of all channels and two registers for device identification and revision numbers. The remaining registers are for factory test and future expansion. The control register map and the function of the individual bits are summarized in Table 21 and Table 22 respectively.

| REGISTER NUMBER | Regi | STER ADDRESS | FUNCTION |
|-----------------|-------------|---------------------|---|
| REGISTER NUMBER | HEX | BINARY | FUNCTION |
| 0 - 15 | 0x00 - 0x0F | 00000000 - 00001111 | Channel 0 Control Registers |
| 16 - 31 | 0x10 -0x1F | 00010000 - 00011111 | Channel 1 Control Registers |
| 32 - 47 | 0x20 - 0x2F | 00100000 - 00101111 | Channel 2 Control Registers |
| 48 - 63 | 0x30 - 0x3F | 00110000 - 00111111 | Channel 3 Control Registers |
| 64 - 79 | 0x40 - 0x4F | 01000000 - 01001111 | Channel 4 Control Registers |
| 80 - 95 | 0x50 - 0x5F | 01010000 - 01011111 | Channel 5 Control Registers |
| 96-111 | 0x60 - 0x6F | 01100000 - 01101111 | Channel 6 Control Registers |
| 112 - 127 | 0x70 - 0x7F | 01110000 - 01111111 | Channel 7 Control Registers |
| 128 - 131 | 0x80 - 0x83 | 10000000 - 10000011 | Command Control registers for all 8 channels |
| 132 -139 | 0x84 - 0x8B | 10000100 - 10001011 | R/W registers reserved for testing channels 0-3 |
| 140 - 191 | 0x8C - 0xBF | 10001100 - 10111111 | Reserved |
| 192 | 0xC0 | 11000000 | Command Control register for all 8 channels |
| 193 - 195 | 0xC1 - 0xC3 | 11000001 - 11000011 | Reserved |
| 196 - 203 | 0xC4 - 0xCB | 11000100 - 11001011 | R/W registers reserved for testing channels 4-7 |
| 204 - 253 | 0xCC - 0xFD | 11001100 - 11111101 | Reserved |
| 254 | 0xFE | 1111110 | Device "ID" |
| 255 | 0xFF | 1111111 | Device "Revision ID" |

TABLE 21: MICROPROCESSOR REGISTER ADDRESS

TABLE 22: MICROPROCESSOR REGISTER BIT DESCRIPTION

C

0

| REG. # | Address | Reg. Type | Віт 7 | Віт 6 | Віт 5 | Віт 4 | Віт 3 | Віт.2 | Вп 1 | Віт 0 |
|-----------|----------------------------|--------------|-----------|------------|-----------|-----------|----------|----------|----------|----------|
| Channel 0 | hannel 0 Control Registers | | | | | | | | | |
| 0 | 00000000 Hex 0x00 | R/W | QRSS/PRBS | PRBS_Rx/Tx | RXON_n | EQC4_n | EQC3_n | EQC2_n | EQC1_n | EQC0_n |
| 1 | 00000001 Hex 0x01 | R/W | RXTSEL_n | TXTSEL_n | TERSEL1_n | TERSEL0_n | JASEL1_n | JASEL0_n | JABW_n | FIFOS_n |
| 2 | 00000010 Hex 0x02 | R/W | INVQRSS_n | TXTEST2_n | TXTEST1_n | TXTEST0_n | TXON_n | LOOP2_n | LOOP1_n | LOOP0_n |
| 3 | 00000011 Hex 0x03 | R/W | NLCDE1_n | NLCDE0_n | CODES_n | RXRES1_n | RXRES0_n | INSBPV_n | INSBER_n | Reserved |
| 4 | 00000100 Hex 0x04 | R/W | Reserved | DMOIE_n | FLSIE_n | LCVIE_n | NLCDIE_n | AISDIE_n | RLOSIE_n | QRPDIE_n |
| 5 | 00000101 Hex 0x05 | RO | Reserved | DMO_n | FLS_n | LCV_n | NLCD_n | AISD_n | RLOS_n | QRPD_n |
| 6 | 00000110 Hex 0x06 | RUR | Reserved | DMOIS_n | FLSIS_n | LCVIS_n | NLCDIS_n | AISDIS_n | RLOSIS_n | QRPDIS_n |





REV. 1.0.1 OCTA

OCTAL T1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR

TABLE 22: MICROPROCESSOR REGISTER BIT DESCRIPTION

| Reg. # 7 | Address | Reg. Type | Віт 7 | Dir 6 | | | | | | |
|-------------|-------------------------------|--------------|-------------------|-------------------|-----------------|---------------------|-----------|-----------|-----------|-----------|
| 7 | | | | Віт 6 | Віт 5 | Віт 4 | Віт 3 | Віт 2 | Віт 1 | Віт 0 |
| | 00000111 Hex 0x07 | RO | Reserved | Reserved | CLOS5_n | CLOS4_n | CLOS3_n | CLOS2_n | CLOS1_n | CLOS0_n |
| 8 | 00001000 Hex 0x08 | R/W | Х | B6S1_n | B5S1_n | B4S1_n | B3S1_n | B2S1_n | B1S1_n | B0S1_n |
| 9 | 00001001 Hex 0x09 | R/W | Х | B6S2_n | B5S2_n | B4S2_n | B3S2_n | B2S2_n | B1S2_n | B0S2_n |
| 10 | 00001010 Hex 0x0A | R/W | Х | B6S3_n | B5S3_n | B4S3_n | B3S3_n | B2S3_n | B1S3_n | B0S3_n |
| 11 | 00001011 Hex 0x0B | R/W | x | B6S4_n | B5S4_n | B4S4_n | B3S4_n | B2S4_n | B1S4_n | B0S4_n |
| 12 | 00001100 Hex 0x0C | R/W | × × ® | B6S5_n | B5S5_n | B4S5_n | B3S5_n | B2S5_n | B1S5_n | B0S5_n |
| 13 | 00001101 Hex 0x0D | R/W | С. Х | B6S6_n | B5S6_n | B4S6_n | B3S6_n | B2S6_n | B1S6_n | B0S6_n |
| 14 | 00001110 Hex 0x0E | R/W | x | B6S7_n | B5S7_n | B4S7_n | B3S7_n | B2S7_n | B1S7_n | B0S7_n |
| 15 | 00001111 Hex 0x0F | R/W | × | B6S8 n | B5S8_n | B4S8_n | B3S8_n | B2S8_n | B1S8_n | B0S8_n |
| | | | Reset = 0 | Reset = 0 | Reset = 0 | Reset = 0 | Reset = 0 | Reset = 0 | Reset = 0 | Reset = 0 |
| Command | Control Glo | bal Reg | gisters for all a | 8 channels | 0 | 40. | | | | |
| 16-31 | 0001xxxx Hex 0x10- 0x1F | R/W | Channel 1Cor | ntrol Register (s | ee Registers 0- | 15 for description) | 0 | | | |
| 32-47 | 0010xxxx Hex 0x20- ox2F | R/W | Channel 2 Co | ntrol Register (s | ee Registers 0- | 15 for description | | | | |
| 48-63 | 0011xxxx Hex 0x30- 0x3F | R/W | Channel 3 Co | ntrol Register (s | ee Registers 0- | 15 for description | | Yin . | | |
| 64-79 | 0100xxxx Hex 0x40- 0x4F | R/W | Channel 4 Co | ntrol Register (s | ee Registers 0- | 15 for description | 5 °C | in nis | | |
| 80-95 | 0101xxxx Hex 0x50- 0x5F | R/W | Channel 5 Co | ntrol Register (s | ee Registers 0- | 15 for description |) | Ŷ | | |
| 96-111 | 0110xxxx Hex 0x60- 0x6F | R/W | Channel 6 Co | ntrol Register (s | ee Registers 0- | 15 for description |)) | | | |
| 112-127 | 0111xxxx Hex 0x70- 0x7F | R/W | Channel 7 Co | ntrol Register (s | ee Registers 0- | 15 for description |) | | | |
| Command | Control Reg | isters | for All 8 Chan | nels | | | | | | |
| 128 | 10000000 Hex 0x80 | R/W | SR/DR | ATAOS | RCLKE | TCLKE | DATAP | Reserved | GIE | SRESET |
| 129 | 10000001 Hex 0x81 | R/W | Reserved | CLKSEL2 | CLKSEL1 | CLKSEL0 | MCLKRATE | RXMUTE | EXLOS | ICT |
| 130 | 10000010 Hex 0x82 | R/W | TXONCNTL | TERCNTL | Reserved | Reserved | | Rese | rved | |



OCTAL T1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR

TABLE 22: MICROPROCESSOR REGISTER BIT DESCRIPTION

| Reg. # | ADDRESS | Reg. Type | Віт 7 | Віт 6 | Віт 5 | Віт 4 | Віт 3 | Віт 2 | Віт 1 | Віт 0 |
|------------|----------------------|--------------|----------------|-----------------|----------------|------------------|----------|----------|----------|---------|
| 131 | 10000011 Hex 0x83 | R/W | GAUGE1 | GAUGE0 | Reserved | Reserved | SL_1 | SL_0 | EQG_1 | EQG_0 |
| Test Regis | sters for cha | nnels O |) - 3 | | | | | | | |
| 132 | 10000100 | R/W | Test byte 0 | | | | | | | |
| 133 | 10000101 | R/W | Test byte 1 | | | | | | | |
| 134 | 10000110 | R/W | Test byte 2 | | | | | | | |
| 135 | 10000111 | R/W | Test byte 3 | | | | | | | |
| 136 | 10001000 | R/W | Test byte 4 | | | | | | | |
| 137 | 10001001 | R/W | Test byte 5 | 5 | | | | | | |
| 138 | 10001010 | R/W | Test byte 6 | 8 | | | | | | |
| 139 | 10001011 | R/W | Test byte 7 | 0 | | | | | | |
| Unused R | egisters | 1 | Q | 70 9 | | | | | | |
| 140-191 | 100011xx | | 6 | | 07 | | | | | |
| Command | Control Reg | gister fo | or All 8 Chann | nels | | | | | | |
| 192 | 11000000 Hex 0xC0 | R/W | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | E1Arben |
| Unused R | egisters | | | | 2 9 | | | | | I |
| 193-195 | 110000xx | | | | | 9 ₀ 5 | / | | | |
| Test Regis | sters for cha | nnels 4 | - 7 | | 0 | 6 | 70 | | | |
| 196 | 11000100 | R/W | Test byte 0 | | | To Up | 77. | | | |
| 197 | 11000101 | R/W | Test byte 0 | | | 6 | 5 | 5 | | |
| 198 | 11000110 | R/W | Test byte 0 | | | 4 | 20 | 80 | | |
| 199 | 11000111 | R/W | Test byte 0 | | | (| 0, 4 | × 17. | | |
| 200 | 11001000 | R/W | Test byte 0 | | | | - CV | QCx Q | 2: | |
| 201 | 11001001 | R/W | Test byte 0 | | | | | 4p | S. | |
| 202 | 11001010 | R/W | Test byte 0 | | | | | e e | Y | |
| 203 | 11001011 | R/W | Test byte 0 | | | | | • | | |
| Unused R | egisters | ı | | | | | | | | |
| 204 | 11001100 | | | | | | | | | |
| | | | | | | | | | | |
| 253 | 11111101 | | | | | | | | | |
| D Registe | ers | 1 | | | | | | | | |
| 254 | 11111110 Hex 0xFE | RO | DEVICE ID he | ex: FD - Binary | 11101010 (0xEA | A) | | | | |
| 255 | 11111111 Hex 0xFF | RO | DEVICE "Rev | ision ID" | | | | | | |



OCTAL T1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR

MICROPROCESSOR REGISTER DESCRIPTIONS

| REGISTER ADDRESS | CHANNEL_n | | | |
|------------------|---|---|----------|-------|
| 00000000 | CHANNEL_I | | | |
| 00010000 | CHANNEL_1 | | | |
| 00100000 | CHANNEL 2 | | | |
| 00110000 | CHANNEL 3 | | _ | |
| 0100000 | CHANNEL_5 CHANNEL_4 | FUNCTION | REGISTER | RESET |
| 01010000 | CHANNEL_4 CHANNEL_5 | | Түре | VALUE |
| 01100000 | CHANNEL_5 CHANNEL_6 | | | |
| 01110000 | CHANNEL_0 CHANNEL_7 | | | |
| 01110000 | | | | |
| Віт # | NAME | | | |
| D7 | QRSS/PRBS | QRSS/PRBS Select Bit | R/W | 0 |
| | · • • • • • • • • • • • • • • • • • • • | This bit selects between QRSS and PRBS. | | |
| | N/S | 1 = QRSS | | |
| | 6 | 0 = PRBS | | |
| D6 | PRBS_RX/Tx | PRBS Receive/Transmit Select: | R/W | |
| | | This bit is used to select where the output of the PRBS Gener- | | |
| | | ator is directed if PRBS generation is enabled. | | |
| | | 0 = Normal Operation - PRBS generator is output on TTIP and | | |
| | | TRING if PRBS generation is enabled. | | |
| | | 1 = PRBS Generator is output on RPOS; RNEG is internally grounded, if PRBS generation is enabled. | | |
| | | | | |
| | | Note: If PRBS generation is disabled (see TxTEST[2:0]), user | | |
| | | should set this bit to '0' for normal operation. | | |
| | | | | |
| D5 | RXON_n | Receiver ON: Writing a "1" into this bit location turns on the | R/W | 0 |
| 20 | Toton_II | Receive Section of channel n. Writing a "0" shuts off the | 10,00 | 0 |
| | | Receiver Section of channel n. | | |
| | | Notes: | | |
| | | 1. This bit provides independent turn-off or turn-on | | |
| | | control of each receiver channel. | | |
| | | 2. In Hardware mode all receiver channels are always | | |
| | | on in the TQFP package. In the BGA packace all | | |
| | | receiver channels can be turned on or off together by | | |
| | | applying the appropriate signal to the RXON pin (# | | |
| | | K16). | | |
| D4 | EQC4_n | Equalizer Control bit 4: This bit together with EQC[3:0] are | R/W | 0 |
| | | used for controlling transmit pulse shaping, transmit line build- | | |
| | | out (LBO) and receive monitoring for either T1 or E1 Modes of | | |
| | | operation. | | |
| | | See Table 5 for description of Equalizer Control bits. | | |
| D3 | EQC3_n | Equalizer Control bit 3: See bit D4 description for function of this bit | R/W | 0 |
| | F000 - | | DAA | 0 |
| D2 | EQC2_n | Equalizer Control bit 2: See bit D4 description for function of this bit | R/W | 0 |
| | | | | |

TABLE 23: MICROPROCESSOR REGISTER #0, BIT DESCRIPTION



OCTAL T1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR

TABLE 23: MICROPROCESSOR REGISTER #0, BIT DESCRIPTION

| D1 | EQC1_n | Equalizer Control bit 1: See bit D4 description for function of this bit | R/W | 0 |
|----|--------|--|-----|---|
| D0 | EQC0_n | Equalizer Control bit 0: See bit D4 description for function of this bit | R/W | 0 |

data sheet are or broducts and may no forger be mentioned in this be ordered manufactin this



| Receiser A DODESS CHANNEL_D CHANNEL_T Reserver Reserver <th>· · · · · · · · · · · · · · · · · · ·</th> <th></th> <th>1</th> <th></th> <th></th> <th>1</th> <th>1</th> | · · · · · · · · · · · · · · · · · · · | | 1 | | | 1 | 1 |
|--|---------------------------------------|-----------|---------------------|------------------|--|------|-------|
| 00010001 0010001 CHANNEL2 CHANNEL2 CHANNEL3 CHANNEL5 CHANNEL5 CHANNEL5 CHANNEL5 CHANNEL5 CHANNEL7 FUNCTION REGISTER TYPE R/W 0 D7 TXTSEL n Transmit Termination Select: In Host mode, this bit is used to select between the internal and external line termination modes for the transmit according to the following table; R/W 0 D6 TXTSEL n Termination Impedance Select 1: In Host mode and in internal termination modes for the transmit according to the following table; R/W 0 D5 TERSEL1_n TERSEL1 TERSEL1 TERSEL1 TERSEL1 TERSEL1 TERSEL1 TERSEL1 TERSEL1 TION 1 1 1 1 1002 R/W 0 D5 TERSEL1_n TERSEL1 TERSEL1 TERSEL0 Termination necetive transmitter output the totarsmitter output should be AC coupled to the transmitter output should be AC coupled to the transmitter output should be AC coupled to the transmitter output should N/W | REGISTER ADDRESS | | | | | | |
| 00110001 0110001 0110001 CHANNEL_3 CHANNEL_4 01010001 CHANNEL_5 01100001 CHANNEL 6 CHANNEL 6 CHANNEL 7 0 FUNCTION Register Type Resister Number Notes Resister Number | | | | | | | |
| 00110001 CHANNEL 3 CHANNEL 5 CHANNEL 5 CHANNEL 5 CHANNEL 5 CHANNEL 7 01100001 Receiver fermination Select: In Host mode, this bit is used or select between the internal and external line termination modes for the receiver according to the following table; RW 0 D7 RXTSEL n NUME Receiver fermination Select: In Host mode, this bit is used or select between the internal and external line termination modes for the receiver according to the following table; R/W 0 D6 TXTSEL n TXTSEL n Transmit fermination for select between the internal and external line termination modes for the receiver according to the following table; R/W 0 D6 TXTSEL n Transmit fermination Select: In Host mode, this bit is used to select between the internal and external line termination modes for the transmitter according to the following table; R/W 0 D6 TXTSEL n Transmit fermination Select: In Host mode, this bit is used to select between the internal and external line termination modes for the transmitter according to the following table; R/W 0 D5 TERSEL1_n Termination Impedance Select1: In Host mode and in internal termination mode, (TXTSEL = "1" and RXTSEL = "1") TERSEL1 in termination receive termination impedance according to the following table; R/W 0 D5 TERSEL1_n TERSEL1 TERSEL1 TERSEL0 Termination the internal termination of neach receiver termination of each receiver is realized completely by internal resistors or by the combination of in | | | | | | | |
| O1000001 OTANNEL_4 01010001 CHANNEL_5 01100001 CHANNEL_7 FUNCTION Receiver term Type Name Value BT # NAME D7 RXTSEL_n 0 Receiver Termination Select: In Host mode, this bit is used to select between the internal and external line termination modes for the receiver according to the following table; R/W 0 D6 TXTSEL_n Renew the internal and external line termination modes for the receiver according to the following table; R/W 0 D6 TXTSEL_n Termination Select: In Host mode, this bit is used to select between the internal and external line termination modes for the transmitter maintener termination modes for the transmitter maintener termination modes for the transmitter according to the following table; R/W 0 D6 TXTSEL_n Termination Impedance Select: In Host mode and in internal termination mode, (TXTSEL = '1' and RXTSEL = '1') TERSEL(1:0) control the transmitter receiver termination impedance according to the following table; R/W 0 D5 TERSEL1_n TERSEL1 TERSEL1 TERSEL0 Termination on 0 1 00Ω 0 1 1110Ω R/W 0 In the internal termination mode, the receiver termination of each receiver is realized completely by internal resistors or by the combination of internal and one fixed external resistor. In the internal termination mode, the transmitter output should be AC coupled to the transformer. In the internal termination of the combination of internal and one fixed external resistor. | | | | | | | |
| 01010001 0110001 01110001 01110001 CHANNEL_5 CHANNEL_7 CHANNEL_5 CHANNEL_7 NAME NAME RW 0 D7 RTSEL*n NAME Receiver Termination Select: In Host mode, this bit is used to select between the internal and external line termination modes for the receiver according to the following table: RW 0 D7 RTSEL*n N Receiver termination Select: In Host mode, this bit is used to select between the internal and external line termination modes for the receiver according to the following table: RW 0 D6 TXTSEL_n N Transmit Termination Select: In Host mode, this bit is used to select between the internal and external line termination modes for the frainsmit and external line termination modes for the frainsmiton RW 0 D6 TXTSEL_n Termination Impedance Select: In Host mode, (TXTSEL = *1") internal RW 0 D5 TERSEL1_n Termination Impedance Select: In Host mode and in internal termination mode, (TXTSEL = *1") and RXTSEL = *1") TERSEL[1:0] control the transmittand receive termination impedance according to the following table: RW 0 D5 TERSEL1_n TERSEL1 TERSEL1 TERSEL0 Termination in the internal termination mode, the receiver termination of each receiver is realized completely by internal resistors or by the combination of internal and one fixed external resistors or by the combination of internal and one fixed external resistors or by the combination of internal and one fixed external resistors or by the combination of internal and one fixed external resistor. | | | | FUNCT | ON | | - |
| 0110001 0110001 0110001 CHANNEL 7 CHANNEL 7 Br # NAME D7 RXTSEL 0 Receiver Termination Select: In Host mode, this bit is used to select between the internal and external line termination modes for the receiver according to the following table; R/W 0 D6 TXTSEL 0 Transmit Termination Select: In Host mode, this bit is used to select between the internal and external line termination modes for the receiver according to the following table; R/W 0 D6 TXTSEL 0 Transmit Termination Select: In Host mode, this bit is used to select between the internal and external line termination modes for the transmitter according to the following table: R/W 0 D6 TXTSEL 1 Transmit Termination Select 1: In Host mode and in internal termination mode, (TXTSEL = "1") and RXTSEL = "1") TERSEL[1:0] Control the transmit and receive termination impedance Select1: In Host mode and in internal termination mode, (TXTSEL = "1") and RXTSEL = "1") TERSEL[1:0] Control the transmit and receive termination impedance according to the following table; R/W 0 D5 TERSEL1_n TERSEL1 TERSEL0 Termination 0 1 100Ω D6 TERSEL1 TERSEL0 Termination 1 R/W 0 | | | | | | IYPE | VALUE |
| O1110001 CHANNEL_7 BT # NAME D7 RXTSEL Receiver Termination Select: In Host mode, this bit is used to select between the internal and external line termination modes for the receiver according to the following table: R/W 0 D7 RXTSEL Receiver Termination Select: In Host mode, this bit is used to select between the internal and external in termination modes for the receiver according to the following table: R/W 0 D6 TXTSEL_n Transmit fermination Select: In Host mode, this bit is used to select between the internal and external line termination modes for the transmitter according to the following table; R/W 0 D6 TXTSEL_n Transmit fermination Select: In Host mode, this bit is used to select between the internal external line termination modes for the transmitter according to the following table; R/W 0 D5 TERSEL1_n Termination Impedance Select1: In Host mode and in internal termination mode, (TXTSEL="1") and RXTSEL = "1") TERSEL[1:0] control the transmit and receive termination impedance according to the following table; R/W 0 D5 TERSEL1_n TERSEL1 TERSEL0 Termination for fSΩ R/W 0 L In Host mode and in internal termination mode, the receiver termination of each receiver is realized completely by internal resistor. In the internal termination mode, the receiver termination of each receiver is realized compl | | | | | | | |
| Bit # NAME D7 RTSEL n STSEL n Nodes for the receiver according to the following table: R/W 0 0 External nodes for the receiver according to the following table: R/W 0 D6 TXTSEL_n Transmit Termination Select: In Host mode, this bit is used to select between the internal and external line termination modes for the transmitter according to the following table; R/W 0 D6 TXTSEL_n Transmit Termination Select: In Host mode, this bit is used to select between the internal and external line termination modes for the transmitter according to the following table; R/W 0 D5 TERSEL1_n Termination Impedance Select1: In Host mode and in internal termination mode, (TXTSEL = "1" and RXTSEL = "1") TERSEL[1:0] control the transmittand receive termination impedance according to the following table; R/W 0 D5 TERSEL1_n TERSEL1 TERSEL1 TERSEL TERSE | | _ | | | | | |
| bo select between the internal and external line termination modes for the receiver according to the following table; | | | | | | | |
| bo select between the internal and external line termination modes for the receiver according to the following table; | D7 | RXTSEL | Receiver Termina | tion Select: In | Host mode, this bit is used | R/W | 0 |
| RXTSEL RX Termination 0 External 1 Internal D6 TXTSEL_n Transmit Termination Select: In Host mode, this bit is used to select between the internal and external line termination modes for the transmitter according to the following table; R/W 0 D6 TXTSEL_n Transmit Termination Select: In Host mode, this bit is used to select between the internal and external line termination modes for the transmitter according to the following table; R/W 0 D5 TERSEL1_n Termination Impedance Select1: In Host mode and in internal termination mode, (TXTSEL = "1" and RXTSEL = "1") TERSEL[1:0] control the transmit and receive termination impedance according to the following table; R/W 0 D5 TERSEL1_n TERSEL1 TERSEL0 Termination 0 0 100Ω 0 1 10ΩΩ 0 1 10ΩΩ R/W 0 In the internal termination mode, the receiver termination of each receiver is realized completely by internal resistors or by the combination of internal and one fixed external resistors or by the combination of internal and one fixed external resistors or by the combination of internal and one fixed external resistors or by the combination of internal and one fixed external resistors or by the combination of internal and one fixed external resistors or by the combination of internal and one fixed external resistors or by the combination of internal and one fixed external resistors or by the combination of internal and one fixed external resistors or by the combination of internal and one fixed external resistors or | | 0 0 | | | | | Ũ |
| D External D6 TXTSEL_n Transmit Termination Select: In Host mode, this bit is used to select between the internal and external line termination modes for the transmitter according to the following table; R/W 0 D6 TXTSEL_n Transmit Termination Select: In Host mode, this bit is used to select between the internal and external line termination modes for the transmitter according to the following table; R/W 0 D5 TERSEL1_n Termination Impedance Select1; In Host mode and in internal termination mode, (TXTSEL = "1" and RXTSEL = "1") TERSEL[1:0] Control the transmit and receive termination impedance according to the following table; R/W 0 D5 TERSEL1_n Termination impedance according to the following table; R/W 0 D5 TERSEL1_n Termination impedance according to the following table; R/W 0 D6 Termination impedance according to the following table; Internal R/W 0 D5 TERSEL1_n Termination impedance according to the following table; R/W 0 D6 1 10002 1 1002 1 1 D6 1 1002 1 1 1 1 1 1 D6 1 1 | | AL A | modes for the rece | eiver according | to the following table; | | |
| D6 External D6 TXTSEL_n Transmit Termination Select: In Host mode, this bit is used to select between the Internal and external line termination modes for the transmitter according to the following table; R/W 0 D6 TXTSEL_n Transmit Termination Select: In Host mode, this bit is used to select between the Internal and external line termination modes for the transmitter according to the following table; R/W 0 D5 TERSEL1_n Termination Impedance Select1; In Host mode and in internal termination mode, (TXTSEL = "1" and RXTSEL = "1") TERSEL[1:0] control the transmit and receive termination impedance according to the following table; R/W 0 D5 TERSEL1_n Termination Impedance according to the following table; R/W 0 D5 TERSEL1_n Termination impedance according to the following table; R/W 0 D6 TERSEL1_n Termination impedance according to the following table; R/W 0 D5 TERSEL1_n Termination impedance according to the following table; R/W 0 D6 1 10002 1 1002 1 1 D6 1 1002 1 1 1 1 1 1 D6 1 1 | | S | | TSEL RX | Termination | | |
| Image: Instant of each receiver termination of each receiver is realized completely by internal resistors or by the combination of internal and one, the ransmitter output should be AC coupled to the transmitter output should be A | | 0 | | | | | |
| D6 TXTSEL_n Transmit Termination Select: In Host mode, this bit is used to select between the internal and external line termination modes for the transmitter according to the following table; R/W 0 D5 TERSEL1_n Termination Impedance Select1: In Host mode and in internal termination mode, (TXTSEL = "1" and RXTSEL = "1" and RXTSEL = "1") TERSEL[1:0] control the transmit and receive termination impedance according to the following table; R/W 0 D5 TERSEL1_n Termination Impedance Select1: In Host mode and in internal termination mode, (TXTSEL = "1" and RXTSEL = "1") TERSEL[1:0] control the transmit and receive termination impedance according to the following table; R/W 0 In Host mode and in internal termination mode, (TXTSEL = "1" and RXTSEL = "1") TERSEL[1:0] control the transmit and receive termination impedance according to the following table; R/W 0 In Host mode and in internal termination mode, (TXTSEL = "1" and RXTSEL = " | | Q, | · | | | | |
| bit o select between the internal and external line termination modes for the transmitter according to the following table; Image: Constraint of the following table; D5 TERSEL1_n Termination Impedance Select1: R/W 0 D5 TERSEL1_n Termination Impedance Select1: R/W 0 In Host mode and in internal termination mode, (TXTSEL = "1") and RXTSEL = "1") TERSEL[1:0] control the transmit and receive termination impedance according to the following table; R/W 0 Image: Termination Impedance according to the following table; Image: Termination impedance according to the following table; R/W 0 Image: Termination Impedance according to the following table; Image: Termination impedance according to the following table; R/W 0 Image: Termination Impedance according to the following table; Image: Terminatimage: Termination Impedance according to th | | 10 | | 1 | Internal | | |
| bit o select between the internal and external line termination modes for the transmitter according to the following table; Image: Constraint of the transmitter according to the following table; D5 TERSEL1_n Termination Impedance Select1: R/W 0 D5 TERSEL1_n Termination Impedance Select1: R/W 0 In Host mode and in internal termination mode, (TXTSEL = "1") and RXTSEL = "1") TERSEL[1:0] control the transmit and receive termination impedance according to the following table; R/W 0 Image: Termination Impedance according to the following table; Image: Termination impedance according to the following table; R/W 0 Image: Termination Impedance according to the following table; Image: Termination impedance according to the following table; R/W 0 Image: Termination Impedance according to the following table; Image: Termination Impedance a | D6 | TXTSEL_n | Transmit Termina | tion Select: In | Host mode, this bit is used | R/W | 0 |
| D5 TERSEL1_n Termination Impedance Select1: In Host mode and in internal termination mode. (TXTSEL = "1" and RXTSEL = "1") TERSEL[1:0] control the transmit and receive termination impedance according to the following table; R/W 0 Image: the internal termination impedance according to the following table; Image: the internal termination impedance according to the following table; R/W 0 Image: the internal termination impedance according to the following table; Image: the internal termination impedance according to the following table; Image: the internal termination of the following table; Image: the internal termination mode, the receiver termination of each receiver is realized completely by internal resistors or by the combination of internal and one fixed external resistor. In the internal termination mode, the transmitter output should be AC coupled to the transformer. | | | to select between | the internal and | d external line termination | | |
| D5 TERSEL1_n Termination Impedance Select1: In Host mode and in internal termination mode, (TXTSEL = "1" and RXTSEL = "1") TERSEL[1:0] control the transmit and receive termination impedance according to the following table; R/W 0 Image: Termination impedance in the internal termination mode, internal termination mode, internal termination mode, internal termination impedance according to the following table; R/W 0 Image: Termination impedance internal termination impedance according to the following table; Image: Termination impedance internal termination impedance internal termination of each receiver is realized completely by internal resistors or by the combination of internal and one fixed external resistor. In the internal termination mode, the transmitter output should be AC coupled to the transformer. | | | modes for the tran | smitter accordi | ng to the following table; | | |
| D5 TERSEL1_n Termination Impedance Select1: In Host mode and in internal termination mode, (TXTSEL = "1" and RXTSEL = "1") TERSEL[1:0] control the transmit and receive termination impedance according to the following table; R/W 0 Image: Termination impedance in the internal termination mode, internal termination mode, internal termination mode, internal termination impedance according to the following table; R/W 0 Image: Termination impedance internal termination impedance according to the following table; Image: Termination impedance internal termination impedance internal termination of each receiver is realized completely by internal resistors or by the combination of internal and one fixed external resistor. In the internal termination mode, the transmitter output should be AC coupled to the transformer. | | | | TSEL | Termination | | |
| D5 TERSEL1_n Termination Impedance Select1: In Host mode and in internal termination mode, (TXTSEL = "1" and RXTSEL = "1") TERSEL[1:0] control the transmit and receive termination impedance according to the following table; R/W 0 Image: termination impedance in the termination mode, the following table; TERSEL1 TERSEL[1:0] control the transmit and receive termination impedance according to the following table; R/W 0 Image: termination impedance in the termination of table; TERSEL1 TERSEL0 Termination 0 1 000 1 0 1 000 1 0 75Ω 1 1 1 1 20Ω Image: termination of termination of the combination of internal and one fixed external resistors or by the combination of internal and one fixed external resistor. In the internal termination mode, the transmitter output should be AC coupled to the transformer. Image: termination image: terminatimage: terminatimage: termination image: te | | | | | | | |
| D5TERSEL1_nTermination Impedance Select1: In Host mode and in internal termination mode. (TXTSEL = "1" and RXTSEL = "1") TERSEL[1:0] control the transmit and receive termination impedance according to the following table;R/W0TERSEL1TERSEL[1:0] control the transmit and receive termination impedance according to the following table;N/W0TERSEL1TERSEL0Termination 100001110010750111200In the internal termination mode, the receiver termination of each receiver is realized completely by internal resistors or by the combination mode, the transmitter output should be AC coupled to the transformer. | | | (| 0 | External | | |
| In Host mode and in internal termination mode, (TXTSEL = "1" and RXTSEL = "1") TERSEL[1:0] control the transmit and receive termination impedance according to the following table; $\frac{\overline{\text{TERSEL1}} \overline{\text{TERSEL0}} \overline{\text{Termination}} \\ \hline 0 & 0 & 100\Omega \\ \hline 0 & 1 & 110\Omega \\ \hline 1 & 0 & 75\Omega \\ \hline 1 & 1 & 120\Omega \\ \hline 1 & 1 & 120\Omega \\ \hline In the internal termination mode, the receiver termination ofeach receiver is realized completely by internal resistors or bythe combination of internal and one fixed external resistor.In the internal termination mode, the transmitter output shouldbe AC coupled to the transformer.$ | | | | 19 | Internal | | |
| In Host mode and in internal termination mode, (TXTSEL = "1" and RXTSEL = "1") TERSEL[1:0] control the transmit and receive termination impedance according to the following table; $\frac{\overline{\text{TERSEL1}} \overline{\text{TERSEL0}} \overline{\text{Termination}} \\ \hline 0 & 0 & 100\Omega \\ \hline 0 & 1 & 110\Omega \\ \hline 1 & 0 & 75\Omega \\ \hline 1 & 1 & 120\Omega \\ \hline 1 & 1 & 120\Omega \\ \hline In the internal termination mode, the receiver termination ofeach receiver is realized completely by internal resistors or bythe combination of internal and one fixed external resistor.In the internal termination mode, the transmitter output shouldbe AC coupled to the transformer.$ | | | | | 3 7 | | |
| and RXTSEL = "1") TERSEL[1:0] control the transmit and receive termination impedance according to the following table; $ \frac{\overline{\text{TERSEL1}} \overline{\text{TERSEL0}} \overline{\text{Termination}} \\ \hline 0 & 0 & 100\Omega \\ \hline 0 & 1 & 110\Omega \\ \hline 1 & 0 & 75\Omega \\ \hline 1 & 1 & 120\Omega \\ \end{bmatrix} $ In the internal termination mode, the receiver termination of each receiver is realized completely by internal resistors or by the combination of internal and one fixed external resistor. In the internal termination mode, the transmitter output should be AC coupled to the transformer. | D5 | TERSEL1_n | - | | | | 0 |
| receive termination impedance according to the following table; $ \frac{\overline{\text{TERSEL1}} \overline{\text{TERSEL0}} \overline{\text{Termination}} \\ 0 & 0 & 100\Omega \\ \hline 0 & 1 & 110\Omega \\ \hline 1 & 0 & 75\Omega \\ \hline 1 & 1 & 120\Omega \end{array} $ In the internal termination mode, the receiver termination of each receiver is realized completely by internal resistors or by the combination of internal and one fixed external resistor. In the internal termination mode, the transmitter output should be AC coupled to the transformer. | | | | | | , | |
| table; $ \frac{1}{1} = \frac{1}{1} + \frac{1}{$ | | | | | | | |
| $\begin{array}{ c c c c c c c c c c c c c c c c c c c$ | | | | | Sector Sect | | |
| $\begin{array}{ c c c c c c c c c c c c c c c c c c c$ | | | | | | | |
| $\begin{array}{ c c c c c }\hline 0 & 1 & 110\Omega \\ \hline 1 & 0 & 75\Omega \\ \hline 1 & 1 & 120\Omega \\ \hline \end{array}$ In the internal termination mode, the receiver termination of each receiver is realized completely by internal resistors or by the combination of internal and one fixed external resistor. In the internal termination mode, the transmitter output should be AC coupled to the transformer. | | | TERSEL | TERSEL0 | Termination | | |
| 1 0 75Ω 1 1 120Ω In the internal termination mode, the receiver termination of each receiver is realized completely by internal resistors or by the combination of internal and one fixed external resistor. In the internal termination mode, the transmitter output should be AC coupled to the transformer. | | | 0 | 0 | 100Ω | | |
| 1 1 120Ω In the internal termination mode, the receiver termination of each receiver is realized completely by internal resistors or by the combination of internal and one fixed external resistor. In the internal termination mode, the transmitter output should be AC coupled to the transformer. | | | 0 | 1 | 110Ω | | |
| In the internal termination mode, the receiver termination of each receiver is realized completely by internal resistors or by the combination of internal and one fixed external resistor. In the internal termination mode, the transmitter output should be AC coupled to the transformer. | | | 1 | 0 | 75Ω | | |
| each receiver is realized completely by internal resistors or by the combination of internal and one fixed external resistor. In the internal termination mode, the transmitter output should be AC coupled to the transformer. | | | | 1 | 120Ω | | |
| be AC coupled to the transformer. | | | each receiver is re | alized complete | ely by internal resistors or by | | |
| D4 TERSEL0_n Termination Impedance Select bit 0: | | | | | | | |
| | D4 | TERSEL0_n | Termination Impe | dance Select | bit 0: | R/W | 0 |

TABLE 24: MICROPROCESSOR REGISTER #1, BIT DESCRIPTION



OCTAL T1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR

| REV. | 1. |
|------|----|
| | |
| | |

| D3 | JASEL1_n | are used to nel indepe | o disable condently in ASEL1 oit D3 0 | or place the ji the transmit JASEL0 bit D2 0 1 | ne JASEL1 and tter attenuator o or receive path. JA Path JA Disabled JA in Transmi | f each chan- | R/W | 0 |
|----|----------|--|---|---|--|---|-----|---|
| | ~ | | 1 | 0 | JA in Receive | | | |
| D2 | JASEL0_n | Jitter Atter function of | | lect bit 0: Se | e description of | bit D3 for the | R/W | 0 |
| D1 | JABW_N | to "1" to se FIFO lengt "0" to selec mode. In T | lect a 1.5H h will be a ct 10Hz Ba 1 mode th to 3Hz, an | Iz Bandwidth automatically andwidth for t be Jitter Atter d the state o | lect: In E1 mode for the Jitter Att set to 64 bits. S he Jitter Attenua uator Bandwidth f this bit has no | tenuator. The et this bit to ator in E1 n is perma- effect on the | R/W | 0 |
| | | Mode | JAB bit D | | | FIFO Size | | |
| | | T1 | 0 | | | 32 | | |
| | | T1 | 0 | | 3 | 64 | | |
| | | T1 | 1 | 0 | 3 | 32 | | |
| | | T1 E1 | 1 | | 3 | 64 | | |
| | | E1 | 0 | 1 | 10 | 64 | | |
| | | E1 | 1 | 0 | 1.5 | 64 | | |
| | | E1 | 1 | 1 | 1.5 | 64 | | |
| | | | | | I | 09 | | |
| D0 | FIFOS_n | FIFO Size this bit. | Select: S | ee table of bi | t D1 above for th | ne function of | R/W | 0 |



TABLE 25: MICROPROCESSOR REGISTER #2, BIT DESCRIPTION

| - | | | | |
|------------------|--|---|----------|-------|
| REGISTER ADDRESS | CHANNEL_n | | | |
| 00000010 | CHANNEL_0 | | | |
| 00010010 | CHANNEL_1 | | | |
| 00100010 | CHANNEL_2 | | | |
| 00110010 | CHANNEL_3 | _ | REGISTER | RESET |
| 01000010 | CHANNEL_4 | FUNCTION | Туре | VALUE |
| 01010010 | CHANNEL_5 | | | |
| 01100010 | CHANNEL_6 | | | |
| 01110010 | CHANNEL_7 | | | |
| Віт # | Nаме | | | |
| D7 | INVQRSS_n | Invert QRSS Pattern: When TQRSS is active, Writing a "1" to | R/W | 0 |
| | a h | this bit inverts the polarity of transmitted QRSS pattern. Writing | | |
| | 0, 0 | a "0" sends the QRSS pattern with no inversion. | | |
| D6 | TXTEST2_n | Transmit Test Pattern bit 2: This bit together with TXTEST1 | R/W | 0 |
| | Se la companya de la comp | and TXTEST0 are used to generate and transmit test patterns | | |
| | 6 | according to the following table: | | |
| | 20 | TXTEST2 TXTEST1 TXTEST0 Test Pattern | | |
| | 10 | 0 X X No Pattern | | |
| | | | | |
| | | | | |
| | | | | |
| | | | | |
| | | | | |
| | | TDQRSS (Transmit/Detect Quasi-Random Signal): This | | |
| | | condition when activated enables Quasi-Random Signal | | |
| | | Source generation and detection for the selected channel | | |
| | | number n. In a T1 system QRSS pattern is a 2 ²⁰ -1 pseudo- random bit sequence (PRBS) with no more than 14 consecu- | | |
| | | tive zeros. In a E1 system, QRSS is a 215-1 PRBS pattern | | |
| | | TAOS (Transmit All Ones): Activating this condition enables | | |
| | | the transmission of an All Ones Pattern from the selected channel number n. | | |
| | | TLUC (Transmit Network Loop-Up Code): Activating this | | |
| | | condition enables the Network Loop-Up Code of "00001" to be | | |
| | | transmitted to the line for the selected channel number n. | | |
| | | When Network Loop-Up code is being transmitted, the XRT83VL38 will ignore the Automatic Loop-Code detection | | |
| | | and Remote Loop-Back activation (NLCDE1 ="1", NLCDE0 | | |
| | | ="1", if activated) in order to avoid activating Remote Digital | | |
| | | Loop-Back automatically when the remote terminal responds | | |
| | | to the Loop-Back request. | | |
| | | TLDC (Transmit Network Loop-Down Code): Activating this | | |
| | | condition enables the network Loop-Down Code of "001" to be transmitted to the line for the selected channel number n. | | |
| | | | - | - |
| D5 | TXTEST1_n | Transmit Test pattern bit 1: See description of bit D6 for the function of this bit. | R/W | 0 |
| | | | | |



OCTAL T1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR

 TABLE 25: MICROPROCESSOR REGISTER #2, BIT DESCRIPTION

| | 1 | | | | | | |
|----|--------------|---|--|-------------|-----------------------------|--------------|---|
| D4 | TXTEST0_n | Transmit Test function of this | | t 0: See de | scription of bit D6 for the | R/W | 0 |
| D3 | TXON_n | Transmit and shuts off the T TTIP_n and T | Transmitter ON: Writing a "1" into this bit location turns on the Transmit and Receive Sections of channel n. Writing a "0" shuts off the Transmit Section of channel n. In this mode, TTIP_n and TRING_n driver outputs will be tri-stated for power reduction or redundancy applications. | | | | 0 |
| D2 | LOOP2_n | and LOOP0 b | Loop-Back control bit 2: This bit together with the LOOP1 and LOOP0 bits control the Loop-Back modes of the chip according to the following table: | | | | |
| | > | LOOP2 | LOOP1 | LOOP0 | Loop-Back Mode | | |
| | 0 | 0 | х | х | No Loop-Back | | |
| | A CONTRACTOR | 0,1 | 0 | 0 | Dual Loop-Back | | |
| | | X Q | 0 | 1 | Analog Loop-Back | | |
| | | | 1 | 0 | Remote Loop-Back | | |
| | Q | 5 | 0 | 1 | Digital Loop-Back | | |
| | 10001 | 0.0 | A | 0 | | D 444 | |
| D1 | LOOP1_n | Loop-Back c function of this | | See desci | iption of bit D2 for the | R/W | 0 |
| D0 | LOOP0_n | Loop-Back c function of this | | : See desci | ription of bit D2 for the | R/W | 0 |

it is See α_c.



OCTAL T1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR

| REGISTER ADDRESS 00000011 00010011 00100011 00110011 01000011 01010011 01100011 01110011 Bit # | CHANNEL_N CHANNEL_0 CHANNEL_1 CHANNEL_2 CHANNEL_3 CHANNEL_4 CHANNEL_5 CHANNEL_5 CHANNEL_6 CHANNEL_7 | FUNCTION | Register Type | Reset Value |
|---|--|--|------------------|----------------|
| D7 | NLCDE1_n | Network Loop Code Detection Enable Bit 1: This bit together with NLCDE0_n control the Loop-Code detec- tion of each channel. | R/W | 0 |
| | Š. | NCDE1 NLCDE0 Function | | |
| | ano | 0 0 Disable Loop-code detection 0 1 Detect Loop-Up code in receive data 1 0 Detect Loop-Down code in receive data 1 0 Detect Loop-Code detection | | |
| D6 | NLCDE0_n | Network Loop Code Detection Enable Bit 0: See description of D7 for function of this bit. | R/W | 0 |
| D5 | CODES_n | Encoding and Decoding Select: Writing a "0" to this bits selects HDB3 or B8ZS encoding and decoding for channel number n. Writing "1" selects an AMI coding scheme. This bit is only active when single rail mode is selected. | R/W | 0 |

TABLE 26: MICROPROCESSOR REGISTER #3, BIT DESCRIPTION

Powering Connectivity* REV. 1.0.1

| | | | | ER #3, BIT DESCRIPTION | - | | |
|----|------------|---|---|---|----------------|-----|---|
| D4 | RXRES1_n | along with the F | Receive External Resistor Control Pin 1: In Host mode, this bit along with the RXRES0_n bit selects the value of the external Receive fixed resistor according to the following table; | | | R/W | 0 |
| | | RXRES1_n | RXRES0_n | Required Fixed External RX Resistor | | | |
| | | 0 | 0 | No external Fixed Resistor | | | |
| | | 0 | 1 | 240Ω | | | |
| | | 1 | 0 | 210Ω | | | |
| | | 1 | 1 | 150Ω | | | |
| | ``` | | | | | | |
| D3 | RXRES0_n | | nal Resistor Con ion of D4 the RXI | t rol Pin 0: For function o RES1_n bit. | f this | R/W | 0 |
| D2 | INSBPV | "1", a bipolar vic stream of the se be inserted eith operating in sin on the rising ed Note: To ens | Insert Bipolar Violation: When this bit transitions from "0" to "1", a bipolar violation is inserted in the transmitted data stream of the selected channel number n. Bipolar violation can be inserted either in the QRSS pattern, or input data when operating in single-rail mode. The state of this bit is sampled on the rising edge of the respective TCLK_n. NOTE: To ensure the insertion of a bipolar violation, a "0" should be written in this bit location before writing a | | | | 0 |
| D1 | INSBER_n | tions from "0" to ted QRSS patte of this bit is sam TCLK_n. Note: To ens | "1", a bit error w rn of the selecter apled on the risin ure the insertion | enabled, when this bit tra- ill be inserted in the trans d channel number n. The g edge of the respective of bit error, a "0" shou h before writing a "1". | smit- state | R/W | 0 |
| D0 | Reserved | Reserved | | (ADL A | | R/W | 0 |

TABLE 26: MICROPROCESSOR REGISTER #3, BIT DESCRIPTION

OCTAL T1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR

TABLE 27: MICROPROCESSOR REGISTER #4, BIT DESCRIPTION

3

6

| REGISTER ADDRESS 00000100 00010100 00100100 00110100 01000100 01010100 01100100 | CHANNEL_N CHANNEL_0 CHANNEL_1 CHANNEL_2 CHANNEL_3 CHANNEL_4 CHANNEL_5 CHANNEL_6 CHANNEL_7 | Function | Register Type | Reset Value |
|--|---|--|------------------|----------------|
| Віт # | NAME | | | |
| D7 | Reserved | | RO | 0 |
| D6 | DMOIE_n | DMO Interrupt Enable: Writing a "1" to this bit enables DMO interrupt generation, writing a "0" masks it. | R/W | 0 |



OCTAL T1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR

| D5 | FLSIE_n | FIFO Limit Status Interrupt Enable: Writing a "1" to this bit enables interrupt generation when the FIFO limit is within to 3 bits, writing a "0" to masks it. | R/W | 0 |
|----|----------|---|-----|---|
| D4 | LCVIE_n | Line Code Violation Interrupt Enable: Writing a "1" to this bit enables Line Code Violation interrupt generation, writing a "0" masks it. | R/W | 0 |
| D3 | NLCDIE_n | Network Loop-Code Detection Interrupt Enable: Writing a "1" to this bit enables Network Loop-code detection interrupt generation, writing a "0" masks it. | R/W | 0 |
| D2 | AISDIE_n | AIS Interrupt Enable: Writing a "1" to this bit enables Alarm Indication Signal detection interrupt generation, writing a "0" masks it. | R/W | 0 |
| D1 | | Receive Loss of Signal Interrupt Enable: Writing a "1" to this bit enables Loss of Receive Signal interrupt generation, writing a "0" masks it. | R/W | 0 |
| D0 | | QRSS Pattern Detection Interrupt Enable: Writing a "1" to this bit enables QRSS pattern detection interrupt generation, writing a "0" masks it. | R/W | 0 |

TABLE 27: MICROPROCESSOR REGISTER #4, BIT DESCRIPTION

 No.

 a "0" masks it.

 QRSS Pattern Detection Interrup.

 this bit enables QRSS pattern detection inter...

 writing a "0" masks it.



OCTAL T1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR

| REGISTER ADDRESS | CHANNEL_n | | | |
|------------------|-----------|--|----------|-------|
| 00000101 | CHANNEL_0 | | | |
| 00010101 | CHANNEL_1 | | | |
| 00100101 | CHANNEL_2 | | | |
| 00110101 | CHANNEL_3 | | REGISTER | RESET |
| 01000101 | CHANNEL_4 | FUNCTION | Түре | VALUE |
| 01010101 | CHANNEL_5 | | | |
| 01100101 | CHANNEL_6 | | | |
| 01110101 | CHANNEL_7 | | | |
| Віт # | NAME | | | |
| D7 | Reserved | | RO | 0 |
| D6 | DMO n | Driver Monitor Output: This bit is set to a "1" to indicate transmit driver failure is detected. The value of this bit is based on the current status of DMO for the corresponding channel. If the DMOIE bit is enabled, any transition on this bit will generate an Interrupt. | RO | 0 |
| D5 | FLS_n | FIFO Limit Status: This bit is set to a "1" to indicate that the jitter attenuator read/write FIFO pointers are within +/- 3 bits. If the FLSIE bit is enabled, any transition on this bit will generate an Interrupt. | RO | 0 |
| D4 | LCV_n | Line Code Violation: This bit is set to a "1" to indicate that the receiver of channel n is currently detecting a Line Code Violation or an excessive number of zeros in the B8ZS or HDB3 modes. If the LCVIE bit is enabled, any transition on this bit will generate an Interrupt. | RO | 0 |

TABLE 28: MICROPROCESSOR REGISTER #5, BIT DESCRIPTION

of zeros in the tabled, any transition on ...



REV. 1.0.1

OCTAL T1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR

TABLE 28: MICROPROCESSOR REGISTER #5, BIT DESCRIPTION

| D3 | NLCD_n | Network Loop-Code Detection: | RO | 0 |
|----|-----------------|--|----|---|
| | | This bit operates differently in the Manual or the Automatic Network Loop-Code detection modes. | | |
| | | In the Manual Loop-Code detection mode, (NLCDE1 = "0" and NLCDE0 = "1" or NLCDE1 = "1" and NLCDE0 = "0") this bit gets set to "1" as soon as the Loop-Up ("00001") or Loop- Down ("001") code is detected in the receive data for longer than 5 seconds. The NLCD bit stays in the "1" state for as long as the chip detects the presence of the Loop-code in the receive data and it is reset to "0" as soon as it stops receiving it. In this mode, if the NLCD interrupt is enabled, the chip will initiate an interrupt on every transition of the NLCD. | | |
| | data she ano | grammed to monitor the receive data for the Network Loop Down code. The NLCD bit stays in the "1" state for as long as the Remote Loop-Back condition is in effect even if the chip stops receiving the Loop-Up code. Remote Loop-Back is removed if the chip detects the "001" pattern for longer than 5 seconds in the receive data.Detecting the "001" pattern also results in resetting the NLCD interface bit and initiating an interrupt provided the NLCD interrupt enable bit is active. | | |
| | | When programmed in Automatic detection mode, the NLCD interface bit stays "High" for the entire time the Remote Loop-Back is active and initiate an interrupt anytime the status of the NLCD bit changes. In this mode, the Host can monitor the state of the NLCD bit to determine if the Remote Loop- Back is activated. | | |
| D2 | AISD_n | Alarm Indication Signal Detect: This bit is set to a "1" to indi- cate All Ones Signal is detected by the receiver. The value of this bit is based on the current status of Alarm Indication Signal detector of channel n. If the AISDIE bit is enabled, any transi- tion on this bit will generate an Interrupt. | RO | 0 |
| D1 | RLOS_n | Receive Loss of Signal: This bit is set to a "1" to indicate that the receive input signal is lost. The value of this bit is based on the current status of the receive input signal of channel n. If the RLOSIE bit is enabled, any transition on this bit will generate an Interrupt. | RO | 0 |
| D0 | QRPD_n | Quasi-random Pattern Detection: This bit is set to a "1" to indicate the receiver is currently in synchronization with QRSS pattern. The value of this bit is based on the current status of Quasi-random pattern detector of channel n. If the QRPDIE bit is enabled, any transition on this bit will generate an Interrupt. | RO | 0 |



OCTAL T1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR

| TABLE 29: MICROPROCESSOR REGISTER #6, BIT DES | CRIPTION |
|---|----------|

| REGISTER ADDRESS 00000110 00010110 00100110 00100110 01000110 01010110 01100110 01110110 | CHANNEL_n CHANNEL_0 CHANNEL_1 CHANNEL_2 CHANNEL_3 CHANNEL_4 CHANNEL_5 CHANNEL_6 CHANNEL_7 NAME | FUNCTION | Register Type | Reset Value |
|--|---|---|------------------|----------------|
| D7 | Reserved | | RO | 0 |
| D6 | DMOIS_n | Driver Monitor Output Interrupt Status: This bit is set to a "1" every time the DMO status has changed since last read. NOTE: This bit is reset upon read. | RUR | 0 |
| D5 | FLSIS_n | FIFO Limit Interrupt Status: This bit is set to a "1" every time when FIFO Limit (Read/Write pointer with +/- 3 bits apart) status has changed since last read. Note: This bit is reset upon read. | RUR | 0 |
| D4 | LCVIS_n | Line Code Violation Interrupt Status: This bit is set to a "1" every time when LCV status has changed since last read. Note: This bit is reset upon read. | RUR | 0 |
| D3 | NLCDIS_n | Network Loop-Code Detection Interrupt Status: This bit is set to a "1" every time when NLCD status has changed since last read. Note: This bit is reset upon read. | RUR | 0 |
| D2 | AISDIS_n | AIS Detection Interrupt Status: This bit is set to a "1" every time when AISD status has changed since last read. NOTE: This bit is reset upon read. | RUR | 0 |
| D1 | RLOSIS_n | Receive Loss of Signal Interrupt Status: This bit is set to a "1" every time RLOS status has changed since last read. NOTE: This bit is reset upon read. | RUR | 0 |
| D0 | QRPDIS_n | Quasi-Random Pattern Detection Interrupt Status: This bit is set to a "1" every time when QRPD status has changed since last read. Note: This bit is reset upon read. | RUR | 0 |



| REGISTER ADDRESS 00000111 00010111 00100111 00110111 01000111 01100111 01100111 01110111 Bit # | CHANNEL_N CHANNEL_0 CHANNEL_1 CHANNEL_2 CHANNEL_3 CHANNEL_4 CHANNEL_5 CHANNEL_6 CHANNEL_7 NAME | FUNCTION | Register Type | Reset Value |
|---|---|--|------------------|----------------|
| D7 | Reserved | | RO | 0 |
| D6 | Reserved | | RO | 0 |
| D5 | CLOS5 Ch | Cable Loss bit 5: CLOS[5:0]_n are the six bit receive selec- tive equalizer setting which is also a binary word that repre- sents the cable attenuation indication within ±1dB. CLOS5_n is the most significant bit (MSB) and CLOS0_n is the least sig- nificant bit (LSB). | RO | 0 |
| D4 | CLOS4_n | Cable Loss bit 4: See description of D5 for function of this bit. | RO | 0 |
| D3 | CLOS3_n | Cable Loss bit 3: See description of D5 for function of this bit. | RO | 0 |
| D2 | CLOS2_n | Cable Loss bit 2: See description of D5 for function of this bit. | RO | 0 |
| D1 | CLOS1_n | Cable Loss bit 1: See description of D5 for function of this bit. | RO | 0 |
| D0 | CLOS0_n | Cable Loss bit 0: See description of D5 for function of this bit. | RO | 0 |

e description of D5 for function.



OCTAL T1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR

| REGISTER ADDRESS 00001000 00011000 00101000 00111000 010010 | CHANNEL_N CHANNEL_0 CHANNEL_1 CHANNEL_2 CHANNEL_3 CHANNEL_4 CHANNEL_5 CHANNEL_5 CHANNEL_6 CHANNEL_7 | FUNCTION | Register Type | Reset Value |
|--|--|--|------------------|----------------|
| D7 | Reserved | | R/W | 0 |
| D6-D0 | B6S1_h B0S1_h | Arbitrary Transmit Pulse Shape, Segment 1: The shape of each channel's transmitted pulse can be made independently user programmable by selecting "Arbitrary Pulse" mode in Table 5. The arbitrary pulse is divided into eight time seg- ments whose combined duration is equal to one period of MCLK. This 7 bit number represents the amplitude of the nth chan- nel's arbitrary pulse during the first time segment. B6S1_n- B0S1_n is in signed magnitude format with B6S1_n as the sign bit and B0S1_n as the least significant bit (LSB). | R/W | 0 |

TABLE 31: MICROPROCESSOR REGISTER #8, BIT DESCRIPTION

50 TABLE 32: MICROPROCESSOR REGISTER #9, BIT DESCRIPTION

C

| REGISTER ADDRESS 00001001 00011001 00101001 00111001 010010 | CHANNEL_N CHANNEL_0 CHANNEL_1 CHANNEL_2 CHANNEL_3 CHANNEL_4 CHANNEL_5 CHANNEL_6 CHANNEL_7 NAME | FUNCTION BUILT RO | Register Type | Reset Value |
|--|---|--|------------------|----------------|
| D7 | Reserved | | R/W | 0 |
| D6-D0 | B6S2_n - B0S2_n | Arbitrary Transmit Pulse Shape, Segment 2 The shape of each channel's transmitted pulse can be made independently user programmable by selecting "Arbitrary Pulse" mode in Table 5. The arbitrary pulse is divided into eight time segments whose combined duration is equal to one period of MCLK. This 7 bit number represents the amplitude of the nth chan- nel's arbitrary pulse during the second time segment. B6S2_n- B0S2_n is in signed magnitude format with B6S2_n as the sign bit and B0S2_n as the least significant bit (LSB). | R/W | 0 |



| REGISTER ADDRESS 00001010 00011010 00101010 00111010 010010 | CHANNEL_N CHANNEL_0 CHANNEL_1 CHANNEL_2 CHANNEL_3 CHANNEL_4 CHANNEL_5 CHANNEL_6 CHANNEL_7 NAME | FUNCTION | Register Type | Reset Value |
|--|---|---|------------------|----------------|
| D7 | Reserved | | R/W | 0 |
| D6-D0 | B6S3_n - B0S3_n | Arbitrary Transmit Pulse Shape, Segment 3 The shape of each channel's transmitted pulse can be made independently user programmable by selecting "Arbitrary Pulse" mode in Table 5. The arbitrary pulse is divided into eight time segments whose combined duration is equal to one period of MCLK. This 7 bit number represents the amplitude of the nth chan- nel's arbitrary pulse during the third time segment. B6S3_n- B0S3_n is in signed magnitude format with B6S3_n as the sign bit and B0S3_n as the least significant bit (LSB). | R/W | 0 |

TABLE 33: MICROPROCESSOR REGISTER #10, BIT DESCRIPTION

S TABLE 34: MICROPROCESSOR REGISTER #11, BIT DESCRIPTION

.0

2

| REGISTER ADDRESS 00001011 00011011 00101011 00111011 010010 | CHANNEL_N CHANNEL_0 CHANNEL_1 CHANNEL_2 CHANNEL_3 CHANNEL_4 CHANNEL_5 CHANNEL_6 CHANNEL_7 NAME | FUNCTION S HIS CITUR OF | Register Type | Reset Value |
|--|---|--|------------------|----------------|
| D7 | Reserved | | R/W | 0 |
| D6-D0 | B6S4_n - B0S4_n | Arbitrary Transmit Pulse Shape, Segment 4 The shape of each channel's transmitted pulse can be made independently user programmable by selecting "Arbitrary Pulse" mode in Table 5. The arbitrary pulse is divided into eight time segments whose combined duration is equal to one period of MCLK. This 7 bit number represents the amplitude of the nth chan- nel's arbitrary pulse during the fourth time segment. B6S4_n- B0S4_n is in signed magnitude format with B6S4_n as the sign bit and B0S4_n as the least significant bit (LSB). | R/W | 0 |



| REGISTER ADDRESS 00001100 00011100 00101100 00111100 01001100 01011100 011011 | CHANNEL_N CHANNEL_0 CHANNEL_1 CHANNEL_2 CHANNEL_3 CHANNEL_4 CHANNEL_5 CHANNEL_6 CHANNEL_7 | FUNCTION | Register Type | Reset Value |
|--|---|---|------------------|----------------|
| Віт # | | | | |
| D7 | Reserved | | R/W | 0 |
| D6-D0 | B6S5_n B0S5_n | Arbitrary Transmit Pulse Shape, Segment 5 The shape of each channel's transmitted pulse can be made independently user programmable by selecting "Arbitrary Pulse" mode in Table 5. The arbitrary pulse is divided into eight time segments whose combined duration is equal to one period of MCLK. This 7 bit number represents the amplitude of the nth chan- nel's arbitrary pulse during the fifth time segment. B6S5_n- B0S5_n is in signed magnitude format with B6S5_n as the sign bit and B0S5_n as the least significant bit (LSB). | R/W | 0 |

TABLE 35: MICROPROCESSOR REGISTER #12, BIT DESCRIPTION

0 S TABLE 36: MICROPROCESSOR REGISTER #13, BIT DESCRIPTION

Ux

| REGISTER ADDRESS 00001101 00011101 00101101 00111101 01001101 01011101 011011 | CHANNEL_N CHANNEL_0 CHANNEL_1 CHANNEL_2 CHANNEL_3 CHANNEL_4 CHANNEL_5 CHANNEL_5 CHANNEL_6 CHANNEL_7 | FUNCTION BY ACTURED | Register Type | Reset Value |
|--|--|---|------------------|----------------|
| D7 | Reserved | | R/W | 0 |
| D6-D0 | B6S6_n - B0S6_n | Arbitrary Transmit Pulse Shape, Segment 6 The shape of each channel's transmitted pulse can be made independently user programmable by selecting "Arbitrary Pulse" mode in Table 5. The arbitrary pulse is divided into eight time segments whose combined duration is equal to one period of MCLK. This 7 bit number represents the amplitude of the nth chan- nel's arbitrary pulse during the sixth time segment. B6S6_n- B0S6_n is in signed magnitude format with B6S6_n as the sign bit and B0S6_n as the least significant bit (LSB). | R/W | 0 |



REV. 1.0.1

OCTAL T1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR

| REGISTER ADDRESS 00001110 00011110 00101110 00101110 01001110 01001110 011011 | CHANNEL_N CHANNEL_0 CHANNEL_1 CHANNEL_2 CHANNEL_3 CHANNEL_4 CHANNEL_5 CHANNEL_6 CHANNEL_7 NAME | FUNCTION | Register Type | Reset Value |
|--|---|--|------------------|----------------|
| D7 | Reserved | | R/W | 0 |
| D6-D0 | B6S7_n - B0S7_n | Arbitrary Transmit Pulse Shape, Segment 7 The shape of each channel's transmitted pulse can be made independently user programmable by selecting "Arbitrary Pulse" mode in Table 5. The arbitrary pulse is divided into eight time segments whose combined duration is equal to one period of MCLK. This 7 bit number represents the amplitude of the nth chan- nel's arbitrary pulse during the seventh time segment. B6S7_n-B0S7_n is in signed magnitude format with B6S7_n as the sign bit and B0S7_n as the least significant bit (LSB). | R/W | 0 |

TABLE 37: MICROPROCESSOR REGISTER #14, BIT DESCRIPTION

S TABLE 38: MICROPROCESSOR REGISTER #15, BIT DESCRIPTION

0

Ox.

| REGISTER ADDRESS 00001111 00011111 00101111 00101111 01001111 01001111 011011 | CHANNEL_N CHANNEL_0 CHANNEL_1 CHANNEL_2 CHANNEL_3 CHANNEL_4 CHANNEL_5 CHANNEL_5 CHANNEL_7 NAME | FUNCTION S A CIUS | Register Type | Reset Value |
|--|---|--|------------------|----------------|
| D7 | Reserved | | R/W | 0 |
| D6-D0 | B6S8_n - B0S8_n | Arbitrary Transmit Pulse Shape, Segment 8 The shape of each channel's transmitted pulse can be made independently user programmable by selecting "Arbitrary Pulse" mode in Table 5. The arbitrary pulse is divided into eight time segments whose combined duration is equal to one period of MCLK. This 7 bit number represents the amplitude of the nth chan- nel's arbitrary pulse during the eighth time segment. B6S8_n- B0S8_n is in signed magnitude format with B6S8_n as the sign bit and B0S8_n as the least significant bit (LSB). | R/W | 0 |



REV. 1.0.1

| Register Address 10000000 | Nаме | FUNCTION | Register Type | Reset Value |
|------------------------------|----------|---|------------------|----------------|
| Віт # | | | | |
| D7 | SR/DR | Single-rail/Dual-rail Select: Writing a "1" to this bit configures all 8 channels in the XRT83VL38 to operate in the Single-rail mode. Writing a "0" configures the XRT83VL38 to operate in Dual-rail mode. | R/W | 0 |
| D6 | ATAOS | Automatic Transmit All Ones Upon RLOS: Writing a "1" to this bit enables the automatic transmission of All "Ones" data to the line for the channel that detects an RLOS condition. Writing a "0" disables this feature. | R/W | 0 |
| D5 | RCLKE | Receive Clock Edge: Writing a "1" to this bit selects receive output data of all channels to be updated on the negative edge of RCLK. Wring a "0" selects data to be updated on the positive edge of RCLK. | R/W | 0 |
| D4 | TCLKE | Transmit Clock Edge: Writing a "0" to this bit selects transmit data at TPOS_n/TDATA_n and TNEG_n/CODES_n of all channels to be sampled on the falling edge of TCLK_n. Writing a "1" selects the rising edge of the TCLK_n for sampling. | R/W | 0 |
| D3 | DATAP | DATA Polarity: Writing a "0" to this bit selects transmit input and receive output data of all channels to be active "High". Writing a "1" selects an active "Low" state. | R/W | 0 |
| D2 | Reserved | | | 0 |
| D1 | GIE | Global Interrupt Enable: Writing a "1" to this bit globally enables interrupt generation for all channels. Writing a "0" disables interrupt generation. | R/W | 0 |
| D0 | SRESET | Software Reset μ P Registers: Writing a "1" to this bit longer than 10 μ s initiates a device reset through the microprocessor interface. All internal circuits are placed in the reset state with this bit set to a "1" except the microprocessor register bits. | GR/W | 0 |

TABLE 39: MICROPROCESSOR REGISTER #128, BIT DESCRIPTION




REV. 1.0.1

OCTAL T1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR

CLOCK SELECT REGISTER

The input clock source is used to generate all the necessary clock references internally to the LIU. The microprocessor timing is derived from a PLL output which is chosen by programming the Clock Select Bits and the Master Clock Rate in register 0x81h. Therefore, if the clock selection bits or the MCLRATE bit are being programmed, the frequency of the PLL output will be adjusted accordingly. During this adjustment, it is important to "Not" write to any other bit location within the same register while selecting the input/output clock frequency. For best results, register 0x81h can be broken down into two sub-registers with the MSB being bits D[7:3] and the LSB being bits D[2:0] as shown in Figure 31. Note: Bit D[7] is a reserved bit.

FIGURE 31. REGISTER 0x81H SUB REGISTERS



Programming Examples:

Example 1: Changing bits D[7:3]

If bits D[7:3] are the only values within the register that will change in a WRITE process, the microprocessor only needs to initiate ONE write operation

Example 2: Changing bits D[2:0]

If bits D[2:0] are the only values within the register that will change in a WRITE process, the microprocessor only needs to initiate ONE write operation.

Example 3: Changing bits within the MSB and LSB

In this scenario, one must initiate TWO write operations such that the MSB and LSB do not change within ONE write cycle. It is recommended that the MSB and LSB be treated as two independent sub-registers. One can either change the clock selection (MSB) and then change bits D[2:0] (LSB) on the SECOND write, or viceversa. No order or sequence is necessary.

| REGISTER ADDRESS 10000001 Bit # | NAME | FUNCTION | Register Type | Reset Value |
|---------------------------------------|----------|----------|------------------|----------------|
| D7 | Reserved | | R/W | 0 |

TABLE 40: MICROPROCESSOR REGISTER #129, BIT DESCRIPTION



OCTAL T1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR

REV. 1.0.1

| D6 | CLKSEL2 | Clock Se | elect Inp | uts for M | laster C | lock Sy | nthesizer | bit 2: | R/W | 0 |
|----|----------|--|---|-----------|-----------|-----------|--------------|---------------|-----|---|
| | | In Host n | node, Cl | KSEL[2: | 0] are in | put signa | als to a pro | gramma- | | |
| | | | | | | | to genera | | | |
| | | ter clock | from an | external | accurate | clock so | ource acco | rding to | | |
| | | the follow | ing table | e; | | | | | | |
| | | MCLKE1 kHz | MCLKT1 kHz | CLKSEL 2 | CLKSEL1 | CLKSEL0 | MCLKRATE | CLKOUT kHz | | |
| | | 2048 | 2048 | 0 | 0 | 0 | 0 | 2048 | | |
| | | 2048 | 2048 | 0 | 0 | 0 | 1 | 1544 | | |
| | | 2048 | 1544 | 0 | 0 | 0 | 0 | 2048 | | |
| | | 1544 | 1544 | 0 | 0 | 1 | 1 | 1544 | | |
| | | 1544 | 1544 | 0 | 0 | 1 | 0 | 2048 | | |
| | | 2048 | 1544 | 0 | 0 | 1 | 1 | 1544 | | |
| | 0'ara | the maste | In Hardware mode, the state of these signals are ignored and the master frequency PLL is controlled by the corresponding Hardware pins. | | | | | | | |
| D5 | CLKSEL1 | | Clock Select inputs for Master Clock Synthesizer bit 1: R/W 0 See description of bit D6 for function of this bit. R/W 0 | | | | | | | |
| D4 | CLKSEL0 | | Slock Select inputs for Master Clock Synthesizer bit 0: R. See description of bit D6 for function of this bit. R. | | | | | | | |
| D3 | MCLKRATE | Master C The Mast | Master clock Rate Select: The state of this bit programs the Master Clock Synthesizer to generate the T1/J1 or E1 clock. The Master Clock Synthesizer will generate the E1 clock when MCLKRATE = "0", and the T1/J1 clock when MCLKRATE = "1". | | | | | | | 0 |
| D2 | RXMUTE | outputs a any chan | Receive Output Mute: Writing a "1" to this bit, mutes receive outputs at RPOS/RDATA and RNEG/LCV pins to a "0" state for any channel that detects an RLOS condition. R/W Note: RCLK is not muted. Note: RCLK is not muted. | | | | | | | |
| D1 | EXLOS | Extended LOS: Writing a "1" to this bit extends the number of zeros at the receive input of each channel before RLOS is declared to 4096 bits. Writing a "0" reverts to the normal mode (175+75 bits for T1 and 32 bits for E1). | | | | | | | 0 | |
| D0 | ICT | output pir Testing. S | In-Circuit-Testing: Writing a "1" to this bit configures all the output pins of the chip in high impedance mode for In-Circuit- Testing. Setting the ICT bit to "1" is equivalent to connecting the Hardware ICT pin 88 to ground. | | | | | | | |

TABLE 41: MICROPROCESSOR REGISTER #130, BIT DESCRIPTION

| REGISTER ADDRESS 10000010 Bit # | NAME | FUNCTION | | Reset Value |
|---------------------------------------|----------|--|-----|----------------|
| D7 | TXONCNTL | Transmit On Control: In Host mode, setting this bit to "1" transfers the control of the Transmit On/Off function to the TXON_n Hardware control pins. Note: This provides a faster On/Off capability for redundancy application. | R/W | 0 |



REV. 1.0.1

OCTAL T1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR

| D6 | TERCNTL | Termination Control. | R/W | 0 | | | | |
|-------|---------|---|-----|---|--|--|--|--|
| | | In Host mode, setting this bit to "1" transfers the control of the RXTSEL to the RXTSEL Hardware control pin. | | | | | | |
| | | Note: This provides a faster On/Off capability for redundancy application. | | | | | | |
| D5-D0 | | Reserved | | | | | | |

TABLE 42: MICROPROCESSOR REGISTER #131, BIT DESCRIPTION

| Register Address 10000011 | NAME | FUNCTION | Register Type | Reset Value |
|------------------------------|--------------------|---|------------------|----------------|
| Віт # | 0. 0 | | | |
| D7 | GAUGE1 | Wire Gauge Selector Bit 1: This bit together with bit D6 are used to select wire gauge size as shown in the table below. | R/W | 0 |
| | 2 | GAUGE1 GAUGE0 Wire Size | | |
| | 10 | 0 0 22 and 24 Gauge | | |
| | | 0 0 1 22 Gauge | | |
| | | 1 0 24 Gauge | | |
| | | 1 0 26 Gauge | | |
| D6 | GAUGE0 | Wire Gauge Selector Bit 0: See bit D7. | R/W | 0 |
| D5 | TxSYNC(Sect 13) | G.703 Section 13 Transmit Pulse When this bit is set to '1', the LIU transmitter will send the E1 synchrnonous waveform as described in Section 13 of ITU-T G.703. This register bit takes priority over every other LIU setting on the transmit path. 0 = Normal E1 pulse 1 = Section 13 Synchronous Pulse | R/W | 0 |
| D4 | RxSYNC(Sect 13) | G.703 Section 13 Receiver When this bit is set to '1', the CDR block of the receiver is con- figured to accept a waveform as described in Section 13 of ITU-T G.703. 0 = Normal E1 (Equalizer Bit Settings - EQC[4:0]) 1 = Section 13 Synchronous Pulse | R/W | 0 |



OCTAL T1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR

| D3 | SL_1 | Slicer Level Co ing level for the s | rol the slic- | R/W | 0 | | | |
|----|-------|---|---|---|----------|-----|---|--|
| | | SL_1 | SL_0 | Slicer Mode | e | | | |
| | | 0 | 0 | Normal | | | | |
| | | 0 | 1 | Decrease by 5% from | n Normal | | | |
| | | 1 | 0 | Increase by 5% from | Normal | | | |
| | | 1 | 1 | Normal | | | | |
| | | · · · · | | | | | | |
| D2 | SL_0 | Slicer Level Co | licer Level Control bit 0: See description bit D3. | | | | | |
| D1 | EQG 1 | | | 1: This bit together with izer as shown in the tak | | R/W | 0 | |
| | | EQG_1 | EQG_ | 0 Equalizer Ga | in | | | |
| | | 0 | 0 | Normal | | | | |
| | × | 2 ° 2 | 1 | Reduce Gain by 1 | 1 dB | | | |
| | | 3 1 7 | 0 | Reduce Gain by 3 | 3 dB | | | |
| | | 3 4 | 1 | Normal | | | | |
| | | ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ | * 70 | C* | | | | |
| D0 | EQG_0 | Equalizer Gain | Equalizer Gain Control bit 0: See description of bit D1 R/W | | | | | |

TABLE 42: MICROPROCESSOR REGISTER #131, BIT DESCRIPTION

TABLE 43: MICROPROCESSOR REGISTER #192, BIT DESCRIPTION

| REGISTER ADDRESS 11000000 BIT # | NAME | FUNCTION | Register Type | Reset Value |
|---------------------------------------|----------|---|------------------|----------------|
| D[7:1] | Reserved | These register bits are not used. | GR/W | 0 |
| D0 | E1Arben | E1 Arbitrary Pulse Enable This bit is used to enable the Arbitrary Pulse Generators for shaping the transmit pulse shape when E1 mode is selected. If this bit is set to "1", all 8 channels will be configured for the Arbitrary Mode. However, each channel is individually con- trolled by programming the channel registers 0xn8 through 0xnF, where n is the number of the channel. "0" = Disabled (Normal E1 Pulse Shape ITU G.703) "1" = Arbitrary Pulse Enabled | R/W | 0 |



ELECTRICAL CHARACTERISTICS

TABLE 44: ABSOLUTE MAXIMUM RATINGS

| Storage Temperature65°C to + 150°C | | | | | | |
|-------------------------------------|--|--|--|--|--|--|
| Operating Temperature40°C to + 85°C | | | | | | |
| Supply Voltage0.5V to + 3.8V | | | | | | |
| V _{In} 0.5V to + 5.5V | | | | | | |
| Maximum Junction Temperature125°C | | | | | | |
| Theta JA24°C/W | | | | | | |
| Theta JC10°C/W | | | | | | |

TABLE 45: DC DIGITAL INPUT AND OUTPUT ELECTRICAL CHARACTERISTICS

| VDD=3.3V±5%, T _A =25°C, UNLESS OTHERWISE SPECIFIED | | | | | | | | | |
|--|-----------------|--------|-------|------|-------|--|--|--|--|
| Parameter | SYMBOL | Min. | Түр. | MAX. | Units | | | | |
| Power Supply Voltage | VDD | 3.13 | 3.3 | 3.46 | V | | | | |
| Power Supply Current | IDD | 325 | 400 | 475 | mA | | | | |
| Input High Voltage | VIH | 2.0 | - | 5.0 | V | | | | |
| Input Low Voltage | VIL C | -0.5 | - | 0.8 | V | | | | |
| Output High Voltage @ IOH = 2.0mA | Vон | 2.4 | - | - | V | | | | |
| Output Low Voltage @IOL = 2mA. | V _{OL} | 170 | · · · | 0.4 | V | | | | |
| Input Leakage Current (except Input pins with Pull-up or Pull- down resistor). | IL | red ma | ned. | ±10 | μΑ | | | | |
| Input Capacitance | CI | -00 | 5.0 | - | pF | | | | |
| Output Load Capacitance | CL | - 5 | | 25 | pF | | | | |

TABLE 46: XRT83VL38 Power Consumption

| | VDD=3.3V±5%, T _A =25°C, UNLESS OTHERWISE SPECIFIED | | | | | | | | | | |
|------|---|------|------------------------|----------|-------------|------|--------|------|----------------------|--|--|
| | SUPPLY | | TERMINATION TRANSFORME | | ORMER RATIO | Typ. | MAX. | Unit | TEST | | |
| MODE | VOLTAGE | | RESISTOR | RECEIVER | TRANSMITTER | | IIIAA. | ÖNI | CONDITIONS | | |
| E1 | 3.3V | 75Ω | Internal | 1:1 | 1:2 | 1.96 | 2.16 | W | 100% "1's" | | |
| E1 | 3.3V | 120Ω | Internal | 1:1 | 1:2 | 1.85 | 2.04 | W | 100% "1's" | | |
| T1 | 3.3V | 100Ω | Internal | 1:1 | 1:2 | 1.95 | 2.15 | W | 100% "1's" | | |
| | 3.3V | | External | | | 429 | 472 | mW | All transmitters off | | |

OCTAL T1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR

| VDD=3.3 | V±5%, T _A = | -40° то 85° | C, UNLESS O | THERWISE | SPECIFIED |
|---|------------------------|-------------|-------------|----------------|--|
| PARAMETER | MIN. | Typ. | MAX. | Unit | TEST CONDITIONS |
| Receiver loss of signal: | | | | | Cable attenuation @1024kHz |
| Number of consecutive zeros before RLOS is set | 10 | 175 | 255 | | |
| Input signal level at RLOS | 15 | 20 | | dB | ITU-G.775, ETSI 300 233 |
| RLOS De-asserted | 12.5 | | | dB | |
| Receiver Sensitivity (Short Haul with cable loss) | | | | dB | With nominal pulse amplitude of $3.0V$ for 120Ω and $2.37V$ for 75Ω application. With -18dB interference signal added. |
| Receiver Sensitivity (Long Haul with cable loss) Nominal Extended | | r or or | 36 43 | dB dB | With nominal pulse amplitude of 3.0V for 120Ω and 2.37V for 75Ω application. With -18dB interference signal added. |
| Input Impedance | 64 | 13 | 96 | kΩ | |
| Input Jitter Tolerance: 1 Hz 10kHz-100kHz | 37 0.2 | OT DR | 6, S | Ulpp Ulpp | ITU G.823 |
| Recovered Clock Jitter Transfer Corner Frequency Peaking Amplitude | - | 36 | -0.5 | kHz dB | UTU G.736 |
| Jitter Attenuator Corner Fre- quency (-3dB curve) (JABW=0) (JABW=1) | - | 10 1.5 | - | Hz Hz | ITU G.736 |
| Return Loss: 51kHz - 102kHz 102kHz - 2048kHz 2048kHz - 3072kHz | 14 20 16 | - | - | dB dB dB | ITU-G.703 |

TABLE 47: E1 RECEIVER ELECTRICAL CHARACTERISTICS





| VDD=3.3V \pm 5%, T _A =-40° to 85°C, unless otherwise specified | | | | | | | |
|---|-------------|----------------|--------|----------------|---|--|--|
| PARAMETER | Min. | Typ. | MAX. | Unit | TEST CONDITIONS | | |
| Receiver loss of signal: | | | | | | | |
| Number of consecutive zeros before RLOS is set | 100 | 175 | 250 | | | | |
| Input signal level at RLOS | 15 | 20 | - | dB | Cable attenuation @772kHz | | |
| RLOS Clear | 12.5 | - | - | % ones | ITU-G.775, ETSI 300 233 | | |
| Receiver Sensitivity (Short Haul with cable loss) | 12 | - | | dB | With nominal pulse amplitude of 3.0V for 100Ω termination | | |
| Receiver Sensitivity (Long Haul with cable loss) | | - | 36 | dB | With nominal pulse amplitude of 3.0V for 100 Ω termination | | |
| Input Impedance | 9/0 | 13 | - | kΩ | | | |
| Jitter Tolerance: 1Hz 10kHz - 100kHz | 138 0.4 | | | Ulpp | AT&T Pub 62411 | | |
| Recovered Clock Jitter Transfer Corner Frequency Peaking Amplitude | - | 9.8 | 6.1 | KHz dB | TR-TSY-000499 | | |
| Jitter Attenuator Corner Fre- quency (-3dB curve) | - | 6 | ored (| -Hz Nan | AT&T Pub 62411 | | |
| Return Loss: 51kHz - 102kHz 102kHz - 2048kHz 2048kHz - 3072kHz | - - - | 20 25 25 | - | dB dB dB | Citures | | |

TABLE 48: T1 RECEIVER ELECTRICAL CHARACTERISTICS

| FREQUENCY | RETURN LOSS | | | | |
|--------------|-------------------------|-----|--|--|--|
| TREQUENCT | G.703/CH-PTT ETS 300166 | | | | |
| 51-102kHz | 8dB | 6dB | | | |
| 102-2048kHz | 14dB | 8dB | | | |
| 2048-3072kHz | 10dB | 8dB | | | |

| VDD=3.3V \pm 5%, T _A =-40° to 85°C, unless otherwise specified | | | | | | | |
|---|-------|-------|-------|----------|--|--|--|
| PARAMETER | Min. | Typ. | MAX. | Unit | TEST CONDITIONS | | |
| AMI Output Pulse Amplitude: | | | | | Transformer with 1:2 ratio and internal | | |
| 75 Ω Application | 2.185 | 2.37 | 2.555 | V | termination. | | |
| 120 Ω Application | 2.76 | 3.00 | 3.24 | V | | | |
| Output Pulse Width | 224 | 244 | 264 | ns | | | |
| Output Pulse Width Ratio | 0.95 | - | 1.05 | - | ITU-G.703 | | |
| Output Pulse Amplitude Ratio | 0.95 | - | 1.05 | - | ITU-G.703 | | |
| Jitter Added by the Transmitter Out- put | - | 0.025 | 0.05 | Ulpp | Broad Band with jitter free TCLK applied to the input. | | |
| Output Return Loss: | 0 | | | dB | ETSI 300 166. CHPTT | | |
| 102kHz-2048kHz | 14 | - | - | dB | | | |
| 2048kHz-3072kHz | | | - | dB dB | | | |
| | | (ö. | - | uБ | | | |

TABLE 50: E1 TRANSMITTER ELECTRICAL CHARACTERISTICS

TABLE 51: T1 TRANSMITTER ELECTRICAL CHARACTERISTICS

| VDD=3.3V \pm 5%, T _A =-40° to 85°C, UNLESS OTHERWISE SPECIFIED | | | | | | | |
|--|-------------|----------------|--------------|----------------|--|--|--|
| PARAMETER | Min. | Түр. | Max. | UNIT | TEST CONDITIONS | | |
| AMI Output Pulse Amplitude: | 2.5 | 3.0 | 3.50 | V.S. | Transformer with 1:2 ratio and and Internal Termination. | | |
| Output Pulse Width | 338 | 350 | 362 | ns | ANSI T1.102 | | |
| Output Pulse Width Imbalance | - | - | 20 | - 0 | ANSI T1.102 | | |
| Output Pulse Amplitude Imbalance | - | - | <u>+</u> 200 | mV | ANSI T1.102 | | |
| Jitter Added by the Transmitter Out- put | - | 0.025 | 0.05 | Ulpp | Broad Band with jitter free TCLK applied to the input. | | |
| Output Return Loss: 51kHz -102kHz 102kHz-2048kHz 2048kHz-3072kHz | - - - | 15 15 15 | - - - | dB dB dB | V | | |



REV. 1.0.1






FIGURE 32. ITU G.703 PULSE TEMPLATE

TABLE 52: TRANSMIT PULSE MASK SPECIFICATION

| Test Load Impedance | 75 Ω Resistive (Coax) | 120 Ω Resistive (twisted Pair) |
|---|------------------------------|---------------------------------------|
| Nominal Peak Voltage of a Mark | 2.37V | 3.0V |
| Peak voltage of a Space (no Mark) | 0 <u>+</u> 0.237V | 0 <u>+</u> 0.3V |
| Nominal Pulse width | 244ns | 244ns |
| Ratio of Positive and Negative Pulses Imbalance | 0.95 to 1.05 | 0.95 to 1.05 |






FIGURE 33. ITU G.703 SECTION 13 SYNCHRONOUS INTERFACE PULSE TEMPLATE

TABLE 53: E1 SYNCHRONOUS INTERFACE TRANSMIT PULSE MASK SPECIFICATION

| Test Load Impedance | 75 Ω Resistive (Coax) | 120 Ω Resistive (twisted Pair) |
|--------------------------------|------------------------------|---------------------------------------|
| Maximum Peak Voltage of a Mark | 1.5V | 1.9V |
| Minimum Peak Voltage of a Mark | 0.75V | 1.0V |
| Nominal Pulse width | 244ns | 244ns |








TABLE 54: DSX1 INTERFACE ISOLATED PULSE MASK AND CORNER POINTS


| | | C, M | AXIMUM CURVE |
|-----------|--------|-----------|----------------------|
| TIME (UI) | | TIME (UI) | NORMALIZED AMPLITUDE |
| -0.77 | 05V | -0.77 | .05V |
| -0.23 | 05V | 0.39 | .05V |
| -0.23 | 0.5V | -0.27 | .8V |
| -0.15 | 0.95V | -0.27 | 1.15V |
| 0.0 | 0.95V | -0.12 | 1.15V |
| 0.15 | 0.9V | 0.0 | 1 .05V |
| 0.23 | 0.5V | 0.27 | 1.05V |
| 0.23 | -0.45V | 0.35 | -0.07V |
| 0.46 | -0.45V | 0.93 | 0.05V |
| 0.66 | -0.2V | 1.16 | 0.05V |
| 0.93 | -0.05V | | |
| 1.16 | -0.05V | | |




OCTAL T1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR

| VDD=3.3V±5%, TA=25°C, UNLESS OTHERWISE SPECIFIED | | | | | | |
|--|-------------------|--------|-------|------|-------|--|
| PARAMETER | SYMBOL | Min. | Typ. | MAX. | Units | |
| E1 MCLK Clock Frequency | | - | 2.048 | | MHz | |
| T1 MCLK Clock Frequency | | - | 1.544 | | MHz | |
| MCLK Clock Duty Cycle | | 40 | - | 60 | % | |
| MCLK Clock Tolerance | | - | ±50 | - | ppm | |
| TCLK Duty Cycle | T _{CDU} | 30 | 50 | 70 | % | |
| Transmit Data Setup Time | T _{SU} | 50 | - | - | ns | |
| Transmit Data Hold Time | т _{но} | 30 | - | - | ns | |
| TCLK Rise Time(10%/90%) | TCLKR | - | - | 40 | ns | |
| TCLK Fall Time(90%/10%) | TCLK _E | - | - | 40 | ns | |
| RCLK Duty Cycle | Rcdu | 45 | 50 | 55 | % | |
| Receive Data Setup Time | R _{SU} | 150 | - | - | ns | |
| Receive Data Hold Time | R _{HO} | 150 | - | - | ns | |
| RCLK to Data Delay | RDY | 70- 6% | - | 40 | ns | |
| RCLK Rise Time(10% to 90%) with 25pF Loading. | RCLKR | 6 | m | 40 | ns | |
| RCLK Fall Time(90% to 10%) with 25pF Loading. | RCLK _F | O'R | | 40 | ns | |


TABLE 55: AC ELECTRICAL CHARACTERISTICS






Q








MICROPROCESSOR INTERFACE I/O TIMING

INTEL INTERFACE TIMING - ASYNCHRONOUS

The signals used for the Intel microprocessor interface are: Address Latch Enable (ALE), Read Enable ($\overline{\text{RD}}$), Write Enable ($\overline{\text{WR}}$), Chip Select ($\overline{\text{CS}}$), Address and Data bits. The microprocessor interface uses minimum external glue logic and is compatible with the timings of the 8051 or 80C188 with an 8-16 MHz clock frequency, and with the timings of x86 or i960 family or microprocessors. The interface timing shown in Figure 37 and Figure 39 is described in Table 56.







| TABLE 56: ASYNCHRONOUS MODE 1 - INTEL 8051 AND 80188 INTERFACE TIMING | | | | | | | |
|---|----------------------------------|-----|-----|-------|--|--|--|
| SYMBOL | PARAMETER | Μιν | Мах | Units | | | |
| 4 | Valid Address to CS Falling Edge | 0 | | 20 | | | |

| t _O | Valid Address to CS Falling Edge | 0 | - | ns | |
|--|------------------------------------|-----|-----|----|--|
| t ₁ | CS Falling Edge to RD Assert | 20 | - | ns | |
| t ₂ | RD Assert to RDY Assert | - | 135 | ns | |
| NA | RD Pulse Width (t2) | 135 | - | ns | |
| t ₃ | CS Falling Edge to WR Assert | 20 | - | ns | |
| t ₄ | WR Assert to RDY Assert | - | 135 | ns | |
| NA | WR Pulse Width (t2) | 135 | - | ns | |
| t ₅ | CS Falling Edge to AS Falling Edge | 0 | - | ns | |
| Reset pulse width - both Motorola and Intel Operations (see Figure 39) | | | | | |
| t ₉ | Reset pulse width | 10 | | μs | |

i (2) a to AS Falling Edge and Intel Operations (see Figure 35, intervention of the second second



REV. 1.0.1

OCTAL T1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR

MOTOROLA ASYCHRONOUS INTERFACE TIMING

The signals used in the Motorola microprocessor interface mode are: Address Strobe (AS), Data Strobe (\overline{DS}), Read/Write Enable (R/W), Chip Select (CS), Address and Data bits. The interface is compatible with the timing of a Motorola 68000 microprocessor family with up to 16.67 MHz clock frequency. The interface timing is shown in Figure 38 and Figure 39. The I/O specifications are shown in Table 57.





FIGURE 38. MOTOROLA 68K ASYNCHRONOUS PROGRAMMED I/O INTERFACE TIMING

TABLE 57: ASYNCHRONOUS - MOTOROLA 68K - INTERFACE TIMING SPECIFICATION


| Symbol | | Min | ΜΑΧ | Units |
|---------------------|---|---------|-----|-------|
| t ₀ | Valid Address to CS Falling Edge | 0 | - | ns |
| t ₁ | CS Falling Edge to DS Assert | 20 | - | ns |
| t ₂ | DS Assert to DTACK Assert | 0, 45 | 135 | ns |
| NA | DS Pulse Width (t2) | 135 | | ns |
| t ₃ | CS Falling Edge to AS Falling Edge | 0 | | ns |
| Reset pulse width - | both Motorola and Intel Operations (see Fig | ure 39) | | |
| t ₉ | Reset pulse width | 10 | | μs |

FIGURE 39. MICROPROCESSOR INTERFACE TIMING - RESET PULSE WIDTH



OCTAL T1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR

PACKAGE DIMENSIONS



| | INCHES | | MILLIMETERS | |
|--------|-----------|-------|-------------|-------|
| SYMBOL | MIN | MAX | MIN | MAX |
| А | 0.049 | 0.096 | 1.24 | 2.45 |
| A1 | 0.016 | 0.024 | 0.40 | 0.60 |
| A2 | 0.013 | 0.024 | 0.32 | 0.60 |
| A3 | 0.020 | 0.048 | 0.52 | 1.22 |
| D | 0.740 | 0.756 | 18.80 | 19.20 |
| D1 | 0.669 BSC | | 17.00 BSC | |
| D2 | 0.665 | 0.669 | 16.90 | 17.00 |
| b | 0.020 | 0.028 | 0.50 | 0.70 |
| е | 0.039 BSC | | 1.00 BSC | |






OCTAL T1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR

ORDERING INFORMATION

| PART NUMBER | PACKAGE | OPERATING TEMPERATURE RANGE |
|-------------|--------------|-----------------------------|
| XRT83VL38IB | 225 Ball BGA | -40°C to +85°C |

REVISIONS

| REVISION # | DATE | DESCRIPTION |
|-------------------|---------|--|
| 1.0.0 | 6/15/09 | First Release of the Released Datasheet |
| 1.0.1 | | Added missing pin definitions to the pin description table and updated micro-p documentation in functional desription section. |



EXAR Corporation and the EXAR Corporation logo are trademarks of EXAR Corporation. The information contained herein is the property to EXAR Corporation and is strictly confidential. Except as expressly authorized in writing by EXAR Corporation, the holder shall keep all information herein confidential, shall disclose it only to its employees with a need to know, and shall protect it, in whole or in part, from disclosure and dissemination to third parties with the same degree of care it uses to protect its own confidential information, but with no less reasonable care. Except as expressly authorized in writing by EXAR Corporation, the holder is granted no rights to use the information herein.

The information found in this document is subject to change without notice and EXAR Corporation reserves the right to make changes to the products contained in this publication. The material is provided on an "as is" basis. EXAR Corporation assumes no responsibility for the use of any circuits described herein, conveys no license under any patent or other right, and makes no representation that the circuits are free of patent infringement, neither does it convey any license under its patent rights, copyrights, or trade secrets, nor the rights of others. Charts and schedules contained here in are only for illustration purposes and may vary depending upon a user's specific application. While the information in this publication has been carefully checked; no responsibility, however, is assumed for inaccuracies. EXAR Corporation does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications.

Copyright 2010 EXAR Corporation

Datasheet August 2010.

Reproduction, in part or whole, without the prior written consent of EXAR Corporation is prohibited.