OCTOBER 2013 REV. 1.0.3

GENERAL DESCRIPTION

The XRT86VX38 is an eight-channel 1.544 Mbit/s or 2.048 Mbit/s DS1/E1/J1 framer and Long-haul/Short-hual LIU integrated solution featuring R³ technology (Relayless, Reconfigurable, Redundancy) and BITS Timing element. The physical interface is optimized with internal impedance, and with the patented pad structure, the XRT86VX38 provides protection from power failures and hot swapping.

The XRT86VX38 contains an integrated DS1/E1/J1 framer and LIU which provide DS1/E1/J1 framing and error accumulation in accordance with ANSI/ITU_T specifications. Each framer has its own framing synchronizer and transmit-receive slip buffers. The slip buffers can be independently enabled or disabled as required and can be configured to frame to the common DS1/E1/J1 signal formats.


Each Framer block contains its own Transmit and Receive T1/E1/J1 Framing function. There are 3 Transmit HDLC controllers per channel which encapsulate contents of the Transmit HDLC buffers into LAPD Message frames. There are 3 Receive HDLC controllers per channel which extract the

payload content of Receive LAPD Message frames from the incoming T1/E1/J1 data stream and write the contents into the Receive HDLC buffers. Each framer also contains a Transmit and Overhead Data Input port, which permits Data Link Terminal Equipment direct access to the outbound T1/E1/J1 frames. Likewise, a Receive Overhead output data port permits Data Link Terminal Equipment direct access to the Data Link bits of the inbound T1/E1/J1 frames.

The XRT86VX38 fully meets all of the latest T1/E1/J1 specifications: ANSI T1/E1.107-1988, ANSI T1/E1.403-1995, ANSI T1/E1.231-1993, ANSI T1/E1.408-1990, AT&T TR 62411 (12-90) TR54016, and ITU G-703, G.704, G706 and G.733, AT&T Pub. 43801, and ETS 300 011, 300 233, JT G.703, JT G.704, JT G706, I.431. Extensive test and diagnostic functions include Loop-backs, Boundary scan, Pseudo Random bit sequence (PRBS) test pattern generation, Performance Monitor, Bit Error Rate (BER) meter, forced error insertion, and LAPD unchannelized data payload processing according to ITU-T standard Q.921.

Applications and Features (next page)

FIGURE 1. XRT86VX38 8-CHANNEL DS1 (T1/E1/J1) FRAMER/LIU COMBO



XRT86VX38

OCTAL T1/E1/J1 FRAMER/LIU COMBO - HARDWARE DESCRIPTION



REV. 1.0.3

APPLICATIONS

- High-Density T1/E1/J1 interfaces for Multiplexers, Switches, LAN Routers and Digital Modems
- SONET/SDH terminal or Add/Drop multiplexers (ADMs)
- T1/E1/J1 add/drop multiplexers (MUX)
- Channel Service Units (CSUs): T1/E1/J1 and Fractional T1/E1/J1
- BITS Timing
- Digital Access Cross-connect System (DACs)
- Digital Cross-connect Systems (DCS)
- Frame Relay Switches and Access Devices (FRADS)
- ISDN Primary Rate Interfaces (PRA)
- PBXs and PCM channel bank
- T3 channelized access concentrators and M13 MUX
- Wireless base stations
- ATM equipment with integrated DS1 interfaces
- Multichannel DS1 Test Equipment
- T1/E1/J1 Performance Monitoring
- Voice over packet gateways
- Routers

FEATURES

- in ITU G.703 • Supports Section 13 - Synchronization Interface in ITU G.703 for both Transmit and Receive Paths
- Supports SSM Synchronous Messaging Generation (BOC for T1, National Bits for E1) on the Transmit Path
- Supports SSM Synchronous Messaging Extraction (BOC for T1, National Bits for E1) on the Receive Path
- Supports BITS timing generation on the Transmit Outputs
- Supports BITS timing extraction from NRZ data on the Analog Receive Path.
- DS-0 Monitoring on both Transmit and Receive Time Slots
- Supports SSM Synchronization Messaging per ANSI T1.101-1999 and ITU G.704
- Supports a Customized Section 13 Synchronization Interface in G.703 at 1.544MHz
- Independent, full duplex DS1 Tx and Rx Framer/LIUs
- Each channel has full featured Long-haul/Short-haul LIU
- Two 512-bit (two-frame) elastic store, PCM frame slip buffers (FIFO) on TX and Rx provide up to 8.192 MHz asynchronous back plane connections with jitter and wander attenuation
- Supports input PCM and signaling data at 1.544, 2.048, 4.096 and 8.192 Mbits. Also supports 2-channel multiplexed 12.352/16.384 (HMVIP/H.100) Mbit/s on the back plane bus
- Programmable output clocks for Fractional T1/E1/J1
- Supports Channel Associated Signaling (CAS)
- Supports Common Channel Signalling (CCS)
- Supports ISDN Primary Rate Interface (ISDN PRI) signaling

- Extracts and inserts robbed bit signaling (RBS)
- 3 Integrated HDLC controllers for transmit and receive, each controller having two 96-byte buffers (buffer 0 / buffer 1)
- HDLC Controllers Support SS7
- Timeslot assignable HDLC
- V5.1 or V5.2 Interface
- Automatic Performance Report Generation (PMON Status) can be inserted into the transmit LAPD interface every 1 second or for a single transmission
- Supports SPRM and NPRM
- Alarm Indication Signal with Customer Installation signature (AIS-CI)
- Remote Alarm Indication with Customer Installation (RAI-CI)
- Gapped Clock interface mode for Transmit and Receive.
- Intel/Motorola and Power PC interfaces for configuration, control and status monitoring
- Parallel search algorithm for fast frame synchronization
- Wide choice of T1 framing structures: SF/D4, ESF, SLC®96, T1DM and N-Frame (non-signaling)
- Direct access to D and E channels for fast transmission of data link information
- Full BERT Controller for generation and detection on system and line side of the chip
- PRBS, QRSS, and Network Loop Code generation and detection
- Seven Independent, simultaneous Loop Code Detectors per Channel

- Programmable Interest
 Supports programmed I/O and DMA mode.
 The framer block encodes and decodes the T1/E1/J1 Frame set.
 Detects and forces Red (SAI), Yellow (RAI) and Blue (AIS) Alarms
 Stacts OOF, LOF, LOS errors and COFA conditions
 Cond Line remote (LB)

- Boundary scan (IEEE 1149.1) JTAG test port
- Accepts external 8kHz Sync reference
- 1.8V Inner Core
- 3.3V CMOS operation with 5V tolerant inputs
- 256-pin fpBGA and 329-pin fpBGA package with -40°C to +85°C operation

ORDERING INFORMATION

Part Number	Package	OPERATING TEMPERATURE RANGE
XRT86VX38IB329	329 Fine Pitch Ball Grid Array	-40°C to +85°C
XRT86VX38IB256	256 Fine Pitch Ball Grid Array	-40°C to +85°C



329 BALL - FINE PITCH BALL GRID ARRAY (BOTTOM VIEW - SEE PIN LIST FOR DESCRIPTION)

19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	Α
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	В
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	С
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	D
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	Ε
0	0	0	0	0	分									0	0	0	0	0	F
0	0	0	0	0	.6	9	0	0	0	0	0	0		0	0	0	0	0	G
0	0	0	0	0	S	0	0	0	0	0	0	0		0	0	0	0	0	н
0	0	0	0	0	~ (~	0	0	0	0	0	0	0		0	0	0	0	0	J
0	0	0	0	0	SV.	0	O.	o	0	0	0	0		0	0	0	0	0	κ
0	0	0	0	0		0	0	0	0	0	0	0		0	0	0	0	0	L
0	0	0	0	0		0	Ó	0	0	0	0	0		0	0	0	0	0	М
0	0	0	0	0		0	0	0	0	0	0	Sal		0	0	0	0	0	N
0	0	0	0	0					(Q [*]) _A	00		20%	0	0	0	0	0	Р
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	R
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	Т
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	50	O	0	0	U
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	O,	0	٧
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	w



256 BALL - FINE PITCH BALL GRID ARRAY (BOTTOM VIEW - SEE PIN LIST FOR DESCRIPTION)

	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	
	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	Α
	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	В
	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	С
	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	D
	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	Е
	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	F
	0	0	O	0	9	0	0	0	0	0	0	0	0	0	0	0	G
	0	0	0	0	0	0,	0	0	0	0	0	0	0	0	0	0	н
	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	J
	0	0	0	0	0	0	O	0	0	0	0	0	0	0	0	0	κ
	0	0	0	0	0	0	O	0	0	0	0	0	0	0	0	0	L
	0	0	0	0	0	Ó,	0	0	0	0	0	0	0	0	0	0	М
	0	0	0	0	0	0	0	0	0	0	9	0	0	0	0	0	N
	0	0	0	0	0	0	0	6	0	8	0	0	0	0	0	0	Р
	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	R
	0	0	0	0	0	0	0	0	0	0	0	O	0	0	0	0	т
ı											1	8	(4)	r O	17	*,	
												J.	ソ	YC,	K.	7/3	
															NO TO	0	



LIST OF PARAGRAPHS

1.0 PIN LISTS	6
2.0 PIN DESCRIPTIONS	13

data sheet of or broducts) mentioned in this of the ordered (OBS) actured

EX4R





Figure 1.: XRT86VX38 8-channel DS1 (T1/E1/J1) Framer/LIU Combo	1
Figure 2.: Framer System Transmit Timing Diagram (Base Rate/Non-Mux)	40
Figure 3.: Framer System Receive Timing Diagram (RxSERCLK as an Output)	41
Figure 4.: Framer System Receive Timing Diagram (RxSERCLK as an Input)	41
Figure 5.: Framer System Transmit Timing Diagram (HMVIP and H100 Mode)	42
Figure 6.: Framer System Receive Timing Diagram (HMVIP/H100 Mode)	43
Figure 7.: ITU G.703 Pulse Template	
Figure 8.: ITU G.703 Section 13 Synchronous Interface Pulse Template	
Figure 9.: DSX-1 Pulse Template (normalized amplitude)	
Figure 10.: Intel μP Interface Timing During Programmed I/O Read and Write Operations When ALE Is Not Tied 'HIGI	
Figure 11.: Intel μP Interface Timing During Programmed I/O Read and Write Operations When ALE Is Tied 'HIGH'	
Figure 12.: Motorola Asychronous Mode Interface Signals During Programmed I/O Read and Write Operations	
Figure 13.: Power PC 403 Interface Signals During Programmed I/O Read and Write Operations	54
0, %	
$\mathcal{O}_{\mathcal{O}}}}}}}}}}$	
The state of the s	
1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	
rigure 11: Intel µP Interface Timing During Programmed I/O Read and Write Operations When ALE Is Tied I*HIGH*. Figure 11: Intel µP Interface Timing During Programmed I/O Read and Write Operations When ALE Is Tied I*HIGH*. Figure 12: Motorola Asychronous Mode Interface Signals During Programmed I/O Read and Write Operations Figure 13: Power PC 403 Interface Signals During Programmed I/O Read and Write Operations	

XRT86VX38

OCTAL T1/E1/J1 FRAMER/LIU COMBO - HARDWARE DESCRIPTION



REV. 1.0.3

LIST OF TABLES

Table 1:: 329 Ball List by Ball Number	6
Table 2:: 256 Ball List by Ball Number	9
Table 3:: Pin Description Structure	
Table 4:: E1 Receiver Electrical Characteristics	
Table 5:: T1 Receiver Electrical Characteristics	
Table 6:: E1 Transmitter Electrical Characteristics	
Table 7:: E1 Transmit Return Loss Requirement	
Table 8:: T1 Transmitter Electrical Characteristics	
Table 9:: Transmit Pulse Mask Specification	
Table 10:: E1 Synchronous Interface Transmit Pulse Mask Specification	
Table 11:: DSX1 Interface Isolated pulse mask and corner points	
T. 1. 40 A. F. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1.	
Table 13:: Intel Microprocessor Interface Timing Specifications	
Table 14:: Intel Microprocessor Interface Timing Specifications	
Table 15:: Motorola Asychronous Mode Microprocessor Interface Timing Specifications	
Table 16:: Power PC 403 Microprocessor Interface Timing Specifications	
Table 12:: AC Electrical Characteristics	

1.0 PIN LISTS

TABLE 1: 329 BALL LIST

TABLE 1: 329 BALL LIST BY BALL NUMBER

TABLE 1: 329 BALL LIST

TABLE 1: 329 BALL LIST

BY BALL NUMBER							
Pin	PIN NAME						
A1	VDD						
A2	VDDPLL18						
А3	VSS						
A4	DGND						
A5	TDI						
A6	VSS						
A7	RXSIG0						
A8	RXSYNC0						
A9	TXSYNC0						
A10	TXSIG0						
A11	RXSERCLK1						
A12	VDD						
A13	TXSYNC1						
A14	TXSER1						
A15	VSS						
A16	RXCASYNC2						
A17	RXCRCSYNC2						
A18	RxSCLK2						
A19	VDD						
B1	GNDPLL						
B2	VDDPLL18						
В3	VDDPLL18						
В4	DVDD18						
B5	RXTSEL						
В6	VDD						
В7	TMS						
B8	RXLOS0						
В9	VDD						
B10	TXMSYNC0						
B11	TXSERCLK0						
B12	RXSIG1						

Divi	Duy Masse
Pin	PIN NAME
B13	RXLOS1
B14	TXMSYNC1
B15	TXSIG1
B16	RXSERCLK2
B17	RXSER2
B18	TXSIG2
B19	RXSER3
C1	RTIP0
C2	RVDD0
C3	GNDPLL
C4	VDDPLL18
C5	VSS
C6	AGND
C7	aTEST
C8	MCLKIN O
C9	TRST
C10	TCK %
C11	RxSCLK0
C12	RXSER1
C13	RXSYNC1
C14	RXCASYNC1
C15	RXSYNC2
C16	RXSIG2
C17	TXSERCLK2
C18	TXMSYNC2
C19	RXCRCSYNC3
D1	RRING0
D2	RGND0
D3	TTIP0
D4	TVDD0
D5	GNDPLL
D6	AVDD18

BY	BALL NUMBER	BY BALL NUMBER				
Pin	PIN NAME	Pin	PIN NAME			
D7	TDO	F1	RRING1			
D8	RXSER0	F2	VSS			
D9	RXSERCLK0	F3	TTIP1			
D10	RXCRCSYNC0	F4	TRING1			
D11	TXSER0	F5	VDD			
D12	RXCRCSYNC1	F15	VDD18			
D13	VDD18	F16	RXSERCLK3			
D14	TXSERCLK1	F17	RxSCLK3			
D15	RXLOS2	F18	TXSERCLK3			
D16	TXSYNC2	F19	TXSER3			
D17	TXSER2	G1	RVDD2			
D18	RXSIG3	G2	RGND1			
D19	RXCASYNC3	G3	TGND1			
E1	RTIP1	G4	TVDD1			
E2	RVDD1	G5	VDD18			
5 E3	TRING0	G7	VDD18			
E4	TGND0	G8	VSS			
E5	ANALOG	G 9	VDD18			
E6	VDD18	G10	VSS			
E7	VSS	G11	VDD18			
E8	VDD18	G12	VSS			
E9	VDD18	G13	VDD18			
E10	RXCASYNC0	G15	DATA7			
E11	VDD18	G16	TXMSYNC3			
E12	VDD18	G17	WR / R/W			
E13	VDD18	G18	TXSIG3			
E14	RxSCLK1	G19	CS			
E15	VDD18	H1	RTIP2			
E16	VDD	H2	RGND2			
E17	RXSYNC3	H3	TRING2			
E18	RXLOS3	H4	TTIP2			
E19	TXSYNC3	H5	VSS			

XRT86VX38





REV. 1.0.3

TABLE 1: 329 BALL LIST TABLE 1: 329 BALL LIST TABLE 1: 329 BALL LIST BY BALL NUMBER BY BALL NUMBER BY BALL NUMBER BY BALL NUMBER

Pin	PIN NAME	Pin	PIN NAME	Pin	PIN NAME	Pin	PIN NAME
H7	VSS	K4	TTIP3	M2	RGND4	N19	ADDR0
H8	VSS	K5	TVDD3	M3	TGND4	P1	RTIP5
H9	VSS	K7	VSS	M4	TVDD4	P2	VSS
H10	VSS	K8	VSS	M5	VDD18	P3	TGND5
H11	VSS	K9	VSS	M7	VSS	P4	RVDD6
H12	VSS	K10	VSS	M8	VSS	P5	TGND6
H13	VSS	K11	VSS	M9	VSS	P15	VDD18
H15	ADDR12	K12	VSS	M10	VSS	P16	VDD
H16	DATA6	K13	VSS	M11	VSS	P17	PTYPE0
H17	ADDR14	K15	ADDR8	M12	VSS	P18	PCLK
H18	DATA5	K16	DATA2	M13	VSS	P19	DATA1
H19	ADDR13	K17	ALE / AS	M15	ADDR3	R1	RRING5
J1	RRING2	K18	ADDR10	M16	RDY / DTACK	R2	RGND5
J2	RVDD3	K19	PTYPE2	M17	ADDR1	R3	TVDD6
J3	TGND2	L1	RRING3	M18	ADDR2	R4	TRING6
J4	TVDD2	L2	RVDD4	M19	ADDR5	R5	TTIP6
J5	VDD18	L3	TTIP4	N1	RRING4	R6	VSS
J7	VDD18	L4	TRING4	N2	RVDD5	R7	RXCRCSYNC7
J8	VSS	L5	TGND3	N3	TTIP5	R8	TXMSYNC6
J9	VSS	L7	VDD18	N4	TRING5	R9	VDD18
J10	VSS	L8	VSS	N5	TVDD5	R10	VDD18
J11	VSS	L9	VSS	N7	VDD18	R11	VDD
J12	VSS	L10	VSS	N8	VSS	R12	VDD18
J13	VDD18	L11	VSS	N9	VDD18	R13	VDD
J15	ADDR11	L12	VSS	N10	VSS	R14	VDD18
J16	ADDR9	L13	VDD18	N11	VDD18	R15	VDD
J17	VDD	L15	VDD18	N12	VSS	R16	REQ1
J18	ĪNT	L16	ADDR4	N13	VDD18	R17	RXSERCLK4
J19	DATA4	L17	ADDR6	N15	VSS	R18	VDD
K1	RTIP3	L18	DATA3	N16	DATA0	R19	ACK1
K2	RGND3	L19	ADDR7	N17	RD / DS / WE	T1	RTIP6
K3	TRING3	M1	RTIP4	N18	PTYPE1	T2	RGND6



TABLE 1: 329 BALL LIST BY BALL NUMBER

TABLE 1: 329 BALL LIST BY BALL NUMBER

TABLE 1: 329 BALL LIST BY BALL NUMBER

ы	DALL NUMBER		DALL NOWIBER
Pin	PIN NAME	Pin	PIN NAME
T3	TTIP7	U16	TXMSYNC4
T4	TVDD7	U17	RXCASYNC4
T5	8KEXTOSC	U18	RXSIG4
T6	VDD18	U19	RXLOS4
T7	VDD	V1	VDD
T8	RXSYNC7	V2	TGND7
Т9	RXCASYNC7	V3	RGND7
T10	RXSYNC6	V4	RESET
T11	TXSERCLK5	V5	E1OSCCLK
T12	RXSERCLK6	V6	TXMSYNC7
T13	TXMSYNC5	V7	RXLOS7
T14	RxSCLK5	V8	RXSER7
T15	RXSERCLK5	V9	TXSYNC6
T16	TXSYNC4	V10	RXCRCSYNC6
T17	RXSYNC4	V11	RXLOS6
T18	ACK0	V12	RXSIG6
T19	REQ0	V13	TXSER5
U1	RRING6	V14	RXSER5
U2	RVDD7	V15	RXCASYNC5
U3	TRING7	V16	TXSIG4
U4	VDD	V17	TXSERCLK4
U5	TXSERCLK7	V18	RXSER4
U6	TXSIG7	V19	RXCRCSYNC4
U7	RXSERCLK7	W1	VSS
U8	RxSCLK7	W2	RTIP7
U9	RXSIG7	W3	RRING7
U10	TXSIG6	W4	TXON
U11	RxSCLK6	W5	T1OSCCLK
U12	VSS	W6	TXSER7
U13	TXSYNC5	W7	TXSYNC7
U14	RXSYNC5	W8	TXSERCLK6
U15	RXLOS5	W9	TXSER6

Pin	PIN NAME
W10	RXCASYNC6
W11	VDD
W12	RXSER6
W13	TXSIG5
W14	RXSIG5
W15	VDD
W16	RXCRCSYNC5
W17	TXSER4
W18	RxSCLK4
W19	VSS


LK4
R4
SYNC4





TABLE 2: 256 BALL LIST BY BALL NUMBER

	2: 256 BALL LIST BALL NUMBER	Pin	IN PIN NAME		PIN NAME	Pin	PIN NAME
Pin	PIN NAME	B16	RXSER3	D16	RXLOS3	F16	ADDR13
A1	GNDPLL	C1	RRING0	E1	RRING1	G1	RRING2
A2	GNDPLL	C2	RGND0	E2	RGND1	G2	RGND2
А3	VDDPLL18	C3	TTIP0	E3	TTIP1	G3	TTIP2
A4	VDDPLL18	C4	GNDPLL	E4	TRING1	G4	TRING2
A5	RxTSEL	C5	AVDD18	E5	TGND0	G5	TGND2
A6	TMS	C 6	DVDD18	E6	MCLKIN	G6	VDD18
A7	RXLOS0 🧳	C70	aTEST	E7	VSS	G7	VSS
A8	RXCRCSYNC0	C8	TDI	E8	VDD	G8	VSS
A9	RXCASYNC0	C9	TXSYNC0	E9	VSS	G9	VSS
A10	RXSERCLK1	C10	RXCRCSYNC1	E10	TXSER0	G10	VSS
A11	RXSYNC1	C11	RXLOS1	E11	VDD	G11	ADDR14
A12	TXMSYNC1	C12	TXSER1	E12	RXCRCSYNC3	G12	DATA6
A13	RXSYNC2	C13	RXSERCLK2	E13	RXCASYNC3	G13	DATA7
A14	TXSYNC2	C14	RXCRCSYNC2	E14	TXMSYNC3	G14	DATA5
A15	RxSCLK2	C15	TXMSYNC2	E15	TXSYNC3	G15	VDD
A16	VDD	C16	RXSYNC3	E16	TXSERCLK3	G16	ADDR12
B1	RTIP0	D1	RTIP1	F ₁	RTIP2	H1	RTIP3
B2	RVDD0	D2	RVDD1	F2	RVDD2	H2	RVDD3
В3	VDDPLL18	D3	TRING0	F3	TGND1	H3	TTIP3
B4	ANALOG	D4	TVDD0	F4	TVDD1	H4	TRING3
B5	AGND	D5	VDDPLL18	F5	TVDD2	H5	TVDD3
В6	TDO	D6	DGND	F6	VSS	H6	VDD18
В7	RXSER0	D7	TRST	F7	VSS	H7	VSS
B8	RXSERCLK0	D8	TCK	F8	VDD18	H8	VSS
B9	RXSYNC0	D9	TXMSYNC0	F9	VDD18	H9	VSS
B10	RxSCLK0	D10	TXSERCLK0	F10	VDD18	H10	VSS
B11	RXSER1	D11	RXCASYNC1	F11	RXLOS2	H11	VDD18
B12	TXSYNC1	D12	RxSCLK1	F12	RxSCLK3	H12	PTYPE2
B13	TXSERCLK1	D13	RXCASYNC2	F13	WR / R/W	H13	DATA4
B14	RXSER2	D14	TXSER2	F14	CS	H14	ADDR10
B15	TXSERCLK2	D15	RXSERCLK3	F15	TXSER3	H15	ĪNT





OCTAL T1/E1/J1 FRAMER/LIU COMBO - HARDWARE DESCRIPTION

TABLE 2: 256 BALL LIST	TABLE 2: 256 BALL LIST
BY BALL NUMBER	BY BALL NUMBER

TABLE 2: 256 BALL LIST BY BALL NUMBER TABLE 2: 256 BALL LIST BY BALL NUMBER

PIN	PIN NAME	Pin	PIN NAME	Pin	PIN NAME	Pin	PIN NAME
H16	ADDR11	K16	ADDR5	M16	PCLK	P16	RXLOS4
J1	RRING3	L1	RRING4	N1	RRING5	R1	RRING6
J2	RGND3	L2	RGND4	N2	RGND5	R2	RGND6
J3	TTIP4	L3	TTIP5	N3	TGND6	R3	RGND7
J4	TRING4	L4	TRING5	N4	TVDD7	R4	RESET
J5	TGND3	L5	TGND5	N5	TGND7	R5	E1OSCCLK
J6	VDD18	L6	8KEXTOSC	N6	TXMSYNC7	R6	RXSERCLK7
J7	vss %	17	VDD18	N7	RXCRCSYNC7	R7	RXSYNC7
J8	VSS	L8	VDD18	N8	TXSYNC6	R8	TXMSYNC6
J9	VSS	19	VDD18	N9	RXCASYNC6	R9	RXCRCSYNC6
J10	VSS	L10	VDD18	N10	TXSERCLK5	R10	RXLOS6
J11	VDD18	1-11	ADDR3	N11	RXSYNC5	R11	TXMSYNC5
J12	DATA3	L12	DATA1	N12	TXSER4	R12	RXCASYNC5
J13	ADDR9	L13	ADDR0	N13	RXSYNC4	R13	RXCRCSYNC5
J14	ADDR8	L14	ADDR1	N14	VDD	R14	RXCASYNC4
J15	ADDR7	L15	RD / DS / WE	N15	ACK0	R15	RXCRCSYNC4
J16	ALE / AS	L16	RDY / DTACK	N16	REQ0	R16	REQ1
K1	RTIP4	M1	RTIP5	P1	RTIP6	T1	RVDD7
K2	RVDD4	M2	RVDD5	P2	RVDD6	T2	RTIP7
K3	TGND4	М3	TTIP6	P3	Tripy	T3	RRING7
K4	TVDD4	M4	TRING6	P4	TRING7	T 4	TXON
K5	TVDD5	M5	TVDD6	P5	TXSER7	T5	T1OSCCLK
K6	VDD18	M6	VDD	P6	TXSERCLK7	Т6	TXSYNC7
K7	VSS	M7	RxSCLK7	P7	RXLOS7	T7	TXSERCLK6
K8	VSS	M8	RXCASYNC7	P8	RXSER7	Т8	TXSER6
K9	VSS	M9	VDD	P9	RxSCLK6	Т9	RXSYNC6
K10	VSS	M10	RXSERCLK6	P10	TXSER5	T10	RXSER6
K11	VDD18	M11	TXSYNC5	P11	RXSER5	T11	RxSCLK5
K12	DATA2	M12	PTYPE1	P12	RXLOS5	T12	RXSERCLK5
K13	ADDR4	M13	PTYPE0	P13	TXMSYNC4	T13	TXSYNC4
K14	ADDR6	M14	DATA0	P14	RXSERCLK4	T14	TXSERCLK4
K15	ADDR2	M15	ACK1	P15	RXSER4	T15	RxSCLK4





TABLE 2: 256 BALL LIST BY BALL NUMBER

Pin	PIN NAME
T16	VDD

data sheet of or broducts) mentioned in this ed

2.0 PIN DESCRIPTIONS

There are six types of pins defined throughout this pin description and the corresponding symbol is presented in table below. The per-channel pin is indicated by the channel number or the letter 'n' which is appended at the end of the signal name, for example, TxSERn, where "n" indicates channels 0 to 7. All output pins are "tristated" upon hardware RESET.

SYMBOL	PIN TYPE
I	Input
0	Output
I/O	Bidirectional
GND	Ground
PWR	Power
NC	No Connect

The structure of the pin description is divided into eleven groups, as presented in the table below

TABLE 3: PIN DESCRIPTION STRUCTURE

SECTION	PAGE NUMBER
Transmit System Side Inter- face	page 13
Receive System Side Interface	page 18
Receive Line Interface	page 23
Transmit Line Interface	page 24
Timing Interface	page 25
JTAG Interface	page 26
Microprocessor Interface	page 26
Power Pins (3.3V)	page 35
Power Pins (1.8V)	page 36
Ground Pins	page 37
No Connect Pins	page 38

SIGNAL NAME	329 PKG BALL#	256 PKG BALL #	Түре	OUTPUT DRIVE(MA)	DESCRIPTION
TxSER0/	D11	E10	I	-	Transmit Serial Data Input (TxSERn)/Transmit Positive
TxPOS0					Digital Input (TxPOSn):
TxSER1/	A14	C12			The exact function of these pins depends on the mode of
TxPOS1					operation selected, as described below.
TxSER2/	D17	D14			DS1/E1 Mode - TxSERn
TxPOS2					These pins function as the transmit serial data input on the
TxSER3/	F19	F15			system side interface, which are latched on the rising edge of the TxSERCLKn pin. Any payload data applied to this pin will
TxPOS3		•			be inserted into an outbound DS1/E1 frame and output to the
TxSER4/	W17	N12			line. In DS1 mode, the framing alignment bits, facility data link
TxPOS4		y ?6			bits, CRC-6 bits, and signaling information can also be
TxSER5/	V13	P10	O.		inserted from this input pin if configured appropriately. In E1
TxPOS5		,6)	6		mode, all data intended to be transported via Time Slots 1 through 15 and Time slots 17 through 31 must be applied to
TxSER6/	W9	T8	_ <	/ .	this input pin. Data intended for Time Slots 0 and 16 can also
TxPOS6			0	Cx	be applied to this input pin If configured accordingly.
TxSER7/	W6	P5			DS1 or E1 High-Speed Multiplexed Mode* - TxSERn
TxPOS7		77	y 9	\$ 'O	In this mode, these pins are used as the high-speed multi-
			1	there of the hold	plexed data input pin on the system side. High-speed multi-
			6	. 0,	plexed data of channels 0-3 must be applied to TxSER0 and
			7	A 6	high-speed multiplexed data of channels 4-7 must be applied
				70.	to TxSER4 in a byte or bit-interleaved way. The framer latches in the multiplexed data on TxSER0 and TxSER4 using TxM-
				7/	SYNC/TxINCLK and demultiplexes this data into 4 serial
					streams. The LIU block will then output the data to the line
					interface using TxSERCLKn.
					DS1 or E1 Framer Bypass Mode - TxPOSn
					In this mode, TxSERn is used for the positive digital input pin
					(TxPOSn) to the LIU.
					NOTE:
					1. *High-speed multiplexed modes include (For T1/E1)
					16.384MHz HMVIP, H.100, Bit-multiplexed modes,
					and (For T1 only) 12.352MHz Bit-multiplexed mode.
					2. In DS1 high-speed modes, the DS-0 data is mapped
					into an E1 frame by ignoring every fourth time slot (don't care).
					These 8 pins are internally pulled "High" for each channel.

	329 Pkg	256 PKG	_	Оитрит	
SIGNAL NAME	BALL#	BALL#	TYPE	DRIVE(MA)	DESCRIPTION
TxSERCLK0/	B11	D10	I/O	12	Transmit Serial Clock (TxSERCLKn)/Transmit Line Clock
TxLINECLK0					(TxSERCLKn):
TxSERCLK1/	D14	B13			The exact function of these pins depends on the mode of
TxLINECLK1					operation selected, as described below.
TxSERCLK2/	C17	B15			In Base-Rate Mode (1.544MHz/2.048MHz) - TxSERCLKn:
TxLINECLK2					This clock signal is used by the transmit serial interface to latch the contents on the TxSERn pins into the T1/E1 framer
TxSERCLK3/	F18	E16			on the rising edge of the TxSERCLKn. These pins can be con-
TxLINECLK3					figured as input or output as described below.
TxSERCLK4/	V17	T14			When TxSERCLKn is configured as Input:
TxLINECLK4		1			These pins will be inputs if the TxSERCLK is chosen as the
TxSERCLK5/	T11	N10			timing source for the transmit framer. Users must provide a
TxLINECLK5	9/	0			1.544MHz clock rate to this input pin for T1 mode of operation,
TxSERCLK6/	W8	T7	0		and 2.048MHz clock rate in E1 mode.
TxLINECLK6		?	44		When TxSERCLKn is configured as Output: These pins will be outputs if either the recovered line clock or
TxSERCLK7/	U5	P6 0	*	×	the MCLK PLL is chosen as the timing source for the T1/E1
TxLINECLK7		90	0	(O.	transmit framer. The transmit framer will output a 1.544MHz
		'0'	0		clock rate in T1 mode of operation, and a 2.048MHz clock rate
		7		20 7	in E1 mode.
		•	8/	6	DS1/E1 High-Speed Backplane Modes* - TxSERCLKn as
			2		In this mode, TxSERCLK is an optional clock signal input
				7×, '9	which is used as the timing source for the transmit line inter-
				0	face, and is only required if TxSERCLK is chosen as the tim-
				0	ing source for the transmit framer. If TxSERCLK is chosen as
					the timing source, system equipment should provide 1.544MHz (For T1 mode) or 2.048MHz (For E1 mode) to the
					TxSERCLKn pins on each channel. TxSERCLK is not
					required if either the recovered clock or MCLK PLL is chosen
					as the timing source of the device.
					High speed or multiplexed data is latched into the device using the TxMSYNC/TxINCLK high-speed clock signal.
					DS1 or E1 Framer Bypass Mode - TxLINECLKn
					In this mode, TxSERCLKn is used as the transmit line clock (TxLINECLK) to the LIU.
					NOTE: *High-speed backplane modes include (For T1/E1) 2.048MVIP, 4.096MHz, 8.192MHz, 16.384MHz HMVIP, H.100, Bit-multiplexed modes, and (For T1 only) 12.352MHz Bit-multiplexed mode.
					**
					Note: In DS1 high-speed modes, the DS-0 data is mapped into an E1 frame by ignoring every fourth time slot (don't care).
					Note: These 8 pins are internally pulled "High" for each channel.

A New Direction in Mixed-Signal

REV. 1.0.3

SIGNAL NAME	329 PKG BALL#	256 PKG BALL #	Түре	OUTPUT DRIVE(MA)	DESCRIPTION
TxSYNC0/ TxNEG0	A9	C9	I/O	12	Transmit Single Frame Sync Pulse (TxSYNCn) / Transmit Negative Digital Input (TxNEGn):
TxSYNC1/	A13	B12			The exact function of these pins depends on the mode of operation selected, as described below.
TxNEG1 TxSYNC2/	D16	A14			DS1/E1 Base Rate Mode (1.544MHz/2.048MHz) - TxSYNCn:
TxNEG2 TxSYNC3/	E19	E15			These TxSYNCn pins are used to indicate the single frame boundary within an outbound T1/E1 frame. In both DS1 or E1 mode, the single frame boundary repeats every 125 microsec-
TxNEG3					onds (8kHz).
TxSYNC4/ TxNEG4	T16	T13			In DS1/E1 base rate, TxSYNCn can be configured as either input or output as described below.
TxSYNC5/	U13 🤇	M11			When TxSYNCn is configured as an Input:
TxNEG5 TxSYNC6/ TxNEG6	V9	N8	O TO	Yu.	Users must provide a signal which must pulse "High" for one period of TxSERCLK during the first bit of an outbound DS1/E1 frame. It is imperative that the TxSYNC input signal be synchronized with the TxSERCLK input signal.
TxSYNC7/ TxNEG7	W7	T6	(O)	Cyr	When TxSYNCn is configured as an Output:
TXNEG7		97	70	10/0	The transmit T1/E1 framer will output a signal which pulses "High" for one period of TxSERCLK during the first bit of an outbound DS1/E1 frame.
			6	106	DS1/E1 High-Speed Backplane Modes* - TxSYNCn as INPUT ONLY:
				1016	In this mode, TxSYNCn must be an input regardless of the clock source that is chosen to be the timing source for the transmit framer. In 2.048MVIP/4.096/8.192MHz high-speed modes, TxSYNCn pins must be pulsed 'High' for one period of TxSERCLK during the first bit of the outbound T1/E1 frame. In HMVIP mode, TxSYNC0 and TxSYNC4 must be pulsed 'High' for 4 clock cycles of the TxMSYNC/TxINCLK signal in the position of the first two and the last two bits of a multiplexed frame. In H.100 mode, TxSYNC0 and TxSYNC4 must be pulsed 'High' for 2 clock cycles of the TxMSYNC/TxINCLK signal in the position of the first and the last bit of a multiplexed frame. DS1 or E1 Framer Bypass Mode - TxNEGn In this mode, TxSYNCn is used as the negative digital input pin (TxNEG) to the LIU. Note: *High-speed backplane modes include (For T1/E1) 2.048MVIP, 4.096MHz, 8.192MHz, 16.384MHz
					HMVIP, H.100, Bit-multiplexed modes, and (For T1 only) 12.352MHz Bit-multiplexed mode. Note: In DS1 high-speed modes, the DS-0 data is mapped into an E1 frame by ignoring every fourth time slot
					(don't care). Note: These 8 pins are internally pulled "Low" for each channel.



SIGNAL NAME	329 PKG BALL#	256 PKG BALL #	Түре	OUTPUT DRIVE(MA)	DESCRIPTION		
TxMSYNC0/ TxINCLK0	B10	D9	I/O	12	Multiframe Sync Pulse (TxMSYNCn) Clock (TxINCLKn)	/ Transmit Input	
TxMSYNC1/ TxINCLK1	B14	A12			The exact function of these pins dependent operation selected, as described below		
TxMSYNC2/	C18	C15			DS1/E1 Base Rate Mode (1.544MHz/2 SYNCn		
TxINCLK2 TxMSYNC3/	G16	E14			In this mode, these pins are used to inc boundary within an outbound DS1/E1 fi		Э
TxINCLK3 TxMSYNC4/	U16	. P13			In DS1 ESF mode, TxMSYNCn repeats	•	
TxINCLK4	010	1 13			In DS1 SF mode, TxMSYNCn repeats	-	
TxMSYNC5/	T13	R11			In E1 mode, TxMSYNCn repeats every		
TxINCLK5	W.	Co.			If TxMSYNCn is configured as an input pulse "High" for one period of TxSERCL		of
TxMSYNC6/	R8	R8			an outbound DS1/E1 multi-frame. It is in		Oi
TxINCLK6		0%	9/		TxMSYNC input signal be synchronized		K
TxMSYNC7/	V6	N6	, 40	×	input signal.		
TxINCLK7		a .		6	If TxMSYNCn is configured as an output		
		7701	9/2	10	of the T1/E1 framer will output and puls		
		7		o PA	one period of TxSERCLK during the firs DS1/E1 frame.	st bit of an outbound	
			8/	to long	DS1/E1 High-Speed Backplane Mode INPUT ONLY)	es* - (TxINCLKn as	
				0. 70	In this mode, this pin must be used as t	he high-speed input	
				6	clock pin (TxINCLKn) for the backplane	interface to latch in	
				0	4 / 1		-
				0,	quency of TxINCLK is presented in the	table below.	
					OPERATION MODE	FREQUENCY OF TXINCLK(MHz)	
					2.048MVIP non-multiplexed	2.048	
					4.096MHz non-multiplexed	4.096	
					8.192MHz non-multiplexed	8.192	
					12.352MHz Bit-multiplexed (DS1 ONLY)	12.352	
					16.384MHz Bit-multiplexed	16.384	
					16.384 HMVIP Byte-multiplexed	16.384	
					16.384 H.100 Byte-multiplexed	16.384	
					Notes:		
					 *High-speed backplane mode 2.048MVIP, 4.096MHz, 8. HMVIP, H.100, Bit-multiplexe only) 12.352MHz Bit-multiplex 	192MHz, 16.384M d modes, and (For	1Hz
					 In DS1 high-speed modes, the into an E1 frame by ignoring (don't care). 		
					These 8 pins are internally channel.	pulled "Low" for ea	ach





SIGNAL NAME	329 PKG BALL#	256 PKG BALL #	Түре	OUTPUT DRIVE(MA)	DESCRIPTION
TxSIG0 TxSIG1 TxSIG2 TxSIG3 TxSIG4 TxSIG5 TxSIG6 TxSIG7	A10 B15 B18 G18 V16 W13 U10 U6	The shape	1/O	Sucr or to lo	Transmit Time Slot Octet Identifier Output 0 (TxCHNn_0) / Transmit Serial Signaling Input (TxSIGn): The exact function of these pins depends on whether or not the transmit framer enables the transmit fractional/signaling interface, as described below: If transmit fractional/signaling interface is disabled - No function If transmit fractional/signaling interface is enabled - TxSIGn: These pins can be used to input robbed-bit signaling data to be inserted within an outbound DS1 frame or to input Channel Associated Signaling (CAS) data within an outbound E1 frame, as described below. T1 Mode: Signaling data (A,B,C,D) of each channel must be provided on bit 4,5,6,7 of each time slot on the TxSIG pin if 16-code signaling is used. If 4-code signaling is selected, signaling data (A,B) of each channel must be provided on bit 4, 5 of each time slot on the TxSIG pin. If 2-code signaling is selected, signaling data (A) of each channel must be provided on bit 4 of each time slot on the TxSIG pin. E1 Mode: Signaling data in E1 mode can be provided on the TxSIGn pins on a time-slot-basis as in T1 mode, or it can be provided on time slot 16 only via the TxSIGn input pins. In the latter case, signaling data (A,B,C,D) of channel 1 and channel 17 must be inserted on the TxSIGn pin during time slot 16 of frame 1, signaling data (A,B,C,D) of channel 2 and channel 18 must be inserted on the TxSIGn pin during time slot 16 of frame 2etc. The CAS multiframe Alignments bits (0000 bits) and the extra bits/alarm bit (xyxx) must be inserted on the TxSIGn pin during time slot 16 of frame 2etc. The CAS multiframe Alignments bits (0000 bits) and the extra bits/alarm bit (xyxx) must be inserted on the TxSIGn pin during time slot 16 of frame 2etc. The CAS multiframe Alignments bits from register 0xn120 to 11. Note: Transmit fractional interface can be enabled by programming to bit 4 - TxFr1544/TxFr2048 bit from register 0xn120 to 11.



SIGNAL NAME	329 PKG BALL#	256 PKG BALL #	Түре	OUTPUT DRIVE (MA)	DESCRIPTION
RxSYNC0/	A8	В9	I/O	12	Receive Single Frame Sync Pulse (RxSYNCn):
RxNEG0					The exact function of these pins depends on the mode of
RxSYNC1/	C13	A11			operation selected, as described below.
RxNEG1					DS1/E1 Base Rate Mode (1.544MHz/2.048MHz) - RxSYNCn:
RxSYNC2/	C15	A13			These RxSYNCn pins are used to indicate the single
RxNEG2	- 4-	040			frame boundary within an inbound T1/E1 frame. In both
RxSYNC3/	E17	C16			DS1 or E1 mode, the single frame boundary repeats
RxNEG3 RxSYNC4/	T17	N13			every 125 microseconds (8kHz).
RxNEG4	117	1013			In DS1/E1 base rate, RxSYNCn can be configured as either input or output depending on the slip buffer configu-
RxSYNC5/	U14	N11			ration as described below.
RxNEG5	0116				When RxSYNCn is configured as an Input
RxSYNC6/	T10	5 19	9%		Users must provide a signal which must pulse "High" for
RxNEG6		0	60 *		one period of RxSERCLK and repeats every 125µS. The
RxSYNC7/	Т8	R7			receive serial Interface will output the first bit of an
RxNEG7		Ynn '	9/2	0	inbound DS1/E1 frame during the provided RxSYNC pulse.
		1	0	DA	Note: It is imperative that the RxSYNC input signal be
			o. "C	Or Drode longer	synchronized with the RxSERCLK input signal.
				10, Y	When RxSYNCn is configured as an Output:
			0		The receive T1/E1 framer will output a signal which
				6	pulses "High" for one period of RxSERCLK during the first
				0	
				0	DS1/E1 High-Speed Backplane Modes* - RxSYNCn as INPUT ONLY:
				0	In this mode, RxSYNCn must be an input regardless of
					the slip buffer configuration. In 2.048MVIP/4.096/
					8.192MHz high-speed modes, RxSYNCn pins must be
					pulsed 'High' for one period of RxSERCLK during the first
					bit of the inbound T1/E1 frame. In HMVIP mode, RxSYNCn must be pulsed 'High' for 4 clock cycles of the
					RxSERCLK signal in the position of the first two and the
					last two bits of a multiplexed frame. In H.100 mode,
					RxSYNCn must be pulsed 'High' for 2 clock cycles of the
					RxSERCLK signal in the position of the first and the last bit of a multiplexed frame.
					DS1 or E1 Framer Bypass Mode - RxNEGn
					In this mode, RxSYNCn is used as the Receive negative digital output pin (RxNEG) from the LIU.
1					Note: *High-speed backplane modes include (For T1/
					E1) 2.048MVIP, 4.096MHz, 8.192MHz,
					16.384MHz HMVIP, H.100, Bit-multiplexed modes, and (For T1 only) 12.352MHz Bit-
					multiplexed mode.
					Note: In DS1 high-speed modes, the DS-0 data is
					mapped into an E1 frame by ignoring every fourth
					time slot (don't care).
					NOTE: These 8 pins are internally pulled "Low" for each channel.





SIGNAL NAME	329 PKG BALL#	256 PKG BALL #	Түре	OUTPUT DRIVE (MA)	DESCRIPTION
RxCRCSYNC0	D10	A8	0	12	Receive Multiframe Sync Pulse (RxCRCSYNCn):
RxCRCSYNC1	D12	C10			The RxCRCSYNCn pins are used to indicate the receive
RxCRCSYNC2	A17	C14			multi-frame boundary. These pins pulse "High" for one
RxCRCSYNC3	C19	E12			period of RxSERCLK when the first bit of an inbound DS1/E1 Multi-frame is being output on the RxCRCSYNCn
RxCRCSYNC4	V19	R15			pin.
RxCRCSYNC5	W16	R13			In DS1 ESF mode, RxCRCSYNCn repeats every 3ms
RxCRCSYNC6	V10	R9			In DS1 SF mode, RxCRCSYNCn repeats every 1.5ms
RxCRCSYNC7	R7	N7			
					In E1 mode, RxCRCSYNCn repeats every 2ms.
RxCASYNC0	E10	A9	0	12	Receive CAS Multiframe Sync Pulse (RxCASYNCn):
RxCASYNC1	C14 9	D11(Q			- E1 Mode Only
RxCASYNC2	A16	D13	2/2		The RxCASYNCn pins are used to indicate the E1 CAS
RxCASYNC3	D19	E13	0		Multif-frame boundary. These pins pulse "High" for one
RxCASYNC4	U17	R14	, 44		period of RxSERCLK when the first bit of an E1 CAS Multi-frame is being output on the RxCASYNCn pin.
RxCASYNC5	V15	R12	Ox (-14	width-frame is being output on the RXOASTNOT pin.
RxCASYNC6	W10	N9	(O)	(0)	
RxCASYNC7	Т9	M8 ()	. 6	, 6.	
				nor be of	period of RxSERCLK when the first bit of an E1 CAS Multi-frame is being output on the RxCASYNCn pin.



SIGNAL NAME	329 PKG BALL#	256 PKG BALL #	Түре	OUTPUT DRIVE (MA)	DESCRIPTION	1
RxSERCLK0/	D9	В8	I/O	12	Receive Serial Clock Signal (Rxs	SERCLKn) / Receive
RxLINECLK0	A 4 4	A40			Line Clock (RxLINECLKn): The exact function of these pins de	enends on the mode of
RxSERCLK1/ RxLINECLK1	A11	A10			operation selected, as described b	
RxSERCLK2/	B16	C13			In Base-Rate Mode (1.544MHz/2.	048MHz) - RxSER-
RxLINECLK2					These pins are used as the receive	serial clock on the
RxSERCLK3/ RxLINECLK3	F16	D15			system side interface which can be input or output. The receive serial	e configured as either nterface outputs data
RxSERCLK4/ RxLINECLK4	R17	P14			on RxSERn on the rising edge of F	
RxSERCLK5/	T15	T12			When RxSERCLKn is configured These pins will be inputs if the slip	-
RxLINECLK5						
RxSERCLK6/	T12	M10			1.544MHz clock rate to this input p	in for T1 mode of oper-
RxLINECLK6		0%	9/		ation, and 2.048MHz clock rate in	
RxSERCLK7/	U7	R6	Cx		When RxSERCLKn is configured	=
RxLINECLK7		and C	3/6	0,0,	These pins will be outputs if slip bureceive framer will output a 1.544M mode of operation, and a 2.048MH mode.	1Hz clock rate in T1
		176	2	10.00	DS1/E1 High-Speed Backplane Nas INPUT ONLY)	Nodes* - (RxSERCLK
			701	longer be or	In this mode, this pin must be used input clock for the backplane interf speed or multiplexed data on the F quency of RxSERCLK is presented	ace to output high- ExSERn pin. The fre-
				00	OPERATION MODE	FREQUENCY OF RXSERCLK(MHz)
					2.048MVIP non-multiplexed	2.048
					4.096MHz non-multiplexed	4.096
					8.192MHz non-multiplexed	8.192
					12.352MHz Bit-multiplexed (DS1 ONLY)	12.352
					16.384MHz Bit-multiplexed	16.384
					16.384 HMVIP Byte-multiplexed	16.384
					16.384 H.100 Byte-multiplexed	16.384
					Notes: 1. *High-speed backplane r E1) 2.048MVIP, 4.0 16.384MHz HMVIP, F modes, and (For T1 multiplexed mode. 2. For DS1 high-speed modes mapped into an E1 fra fourth time slot (don't care	996MHz, 8.192MHz, H.100, Bit-multiplexed only) 12.352MHz Bit- des, the DS-0 data is me by ignoring every



SIGNAL NAME	329 Pkg	256 PKG	Түре	Оитрит	DESCRIPTION
SIGNAL NAME	BALL#	BALL#	ITPE	DRIVE (MA)	DESCRIPTION
RxSERCLK0/	D9	B8	I/O	12	(Continued)
RxLINECLK0					DS1 or E1 Framer Bypass Mode - RxLINECLKn
RxSERCLK1/	A11	A10			In this mode, RxSERCLKn is used as the Receive Line
RxLINECLK1					Clock output pin (RxLineClk) from the LIU.
RxSERCLK2/	B16	C13			
RxLINECLK2					NOTE: These 8 pins are internally pulled "High" for each
RxSERCLK3/	F16	D15			channel.
RxLINECLK3					
RxSERCLK4/	R17	P14			
RxLINECLK4					
RxSERCLK5/	T15 🥥	T12			
RxLINECLK5		N Ch	D _A		
RxSERCLK6/	T12	M10	0		
RxLINECLK6		776	· 60		
RxSERCLK7/	U7	R6	Ox (Cyt _	
RxLINECLK7		9	6	6.	
RxSER0/	D8	B7 🔾	0	12	Receive Serial Data Output (RxSERn):
RxPOS0			m_ 1	2000	The exact function of these pins depends on the mode of
RxSER1/	C12	B11	16.	6/2	operation selected, as described below.
RxPOS1				5 '05	DS1/E1 Mode - RxSERn
RxSER2/	B17	B14	,	Ox G	These pins function as the receive serial data output on
RxPOS2				0	the system side interface, which are updated on the rising edge of the RxSERCLKn pin. All the framing alignment
RxSER3/	B19	B16		0	bits, facility data link bits, CRC bits, and signaling informa-
RxPOS3					tion will also be extracted to this output pin.
RxSER4/	V18	P15			DS1 or E1 High-Speed Multiplexed Mode* - RxSERn
RxPOS4					In this mode, these pins are used as the high-speed multi-
RxSER5/	V14	P11			plexed data output pin on the system side. High-speed
RxPOS5					multiplexed data of channels 0-3 will output on RxSER0
RxSER6/	W12	T10			and high-speed multiplexed data of channels 4-7 will output on RxSER4 in a byte or bit-interleaved way. The
RxPOS6					framer outputs the multiplexed data on RxSER0 and
RxSER7/	V8	P8			RxSER4 using the high-speed input clock (RxSERCLKn).
RxPOS7					DS1 or E1 Framer Bypass Mode
					In this mode, RxSERn is used as the positive digital out-
					put pin (RxPOSn) from the LIU.
					Note: *High-speed multiplexed modes include (For T1/
					E1) 16.384MHz HMVIP, H.100, Bit-multiplexed
					modes, and (For T1 only) 12.352MHz Bit- multiplexed mode.
					Note: In DS1 high-speed modes, the DS-0 data is
					mapped into an E1 frame by ignoring every fourth
					time slot (don't care).

SIGNAL NAME	329 PKG BALL#	256 PKG BALL #	Түре	OUTPUT DRIVE (MA)	DESCRIPTION
RxSig0 RxSig1 RxSig2 RxSig3 RxSig4 RxSig5 RxSig6 RxSig7	A7 B12 C16 D18 U18 W14 V12 U9	the prospect and me	o duck to how	Or Drode be orde	Receive Serial Signaling Output (RxSIGn): The exact function of these pins depends on whether or not the receive framer enables the receive fractional/signaling interface, as described below: If receive fractional/signaling interface is disabled: -No function If receive fractional/signaling interface is enabled - RxSIGn: These pins can be used to output robbed-bit signaling data within an inbound DS1 frame or to output Channel Associated Signaling (CAS) data within an inbound E1 frame, as described below. T1 Mode: Signaling data (A,B,C,D) of each channel will be output on bit 4,5,6,7 of each time slot on the RxSIG pin if 16-code signaling is used. If 4-code signaling is selected, signaling data (A,B) of each channel will be output on bit 4,5 of each time slot on the RxSIG pin. If 2-code signaling is selected, signaling data (A) of each channel will be output on bit 4 of each time slot on the RxSIG pin. E1 Mode: Signaling data in E1 mode will be output on the RxSIG pin on a time-slot-basis as in T1 mode, or it can be output on time slot 16 only via the RxSIGn output pins. In the latter case, signaling data (A,B,C,D) of channel 1 and channel 17 will be output on the RxSIGn pin during time slot 16 of frame 1, signaling data (A,B,C,D) of channel 2 and channel 18 will be output on the RxSIGn pin during time slot 16 of frame 2etc. The CAS multiframe Alignments bits (0000 bits) and the extra bits/alarm bit (xyxx) will be output on the RxSIGn pin during time slot 16 of frame 0. Note: Receive Fractional/signaling interface can be enabled by programming to bit 4 - RxFr1544/RxF12048 bit-from register 0xn122 to '1'.
RXSCLK0 RXSCLK1 RXSCLK2 RXSCLK3 RXSCLK4 RXSCLK5 RXSCLK5 RXSCLK6	C11 E14 A18 F17 W18 T14 U11 U8	B10 D12 A15 F12 T15 T11 P9 M7	0	8	Receive Recovered Line Clock Output (RxSCLKn): The exact function of these pins depends on whether or not the receive framer enables the receive fractional/signaling interface, as described below: If receive fractional/signaling interface is disabledNo function If receive fractional/signaling interface is enabled - Receive Recovered Line Clock Output (RxSCLKn): These pins output the recovered T1/E1 line clock (1.544MHz in T1 mode and 2.048MHz in E1 mode) for each channel. Note: Receive Fractional/Signaling interface can be enabled by programming to bit 4 - RxFr1544/ RxFr2048 bit from register 0xn122 to '1'.

RECEIVE LINE INTERFACE

SIGNAL NAME	329 PKG BALL#	256 PKG BALL #	Түре	OUTPUT DRIVE (MA)	DESCRIPTION
RTIP0	C1	B1	I	-	Receive Positive Analog Input (RTIPn):
RTIP1	E1	D1			RTIP is the positive differential input from the line inter-
RTIP2	H1	F1			face. This input pin, along with the RRING input pin, func-
RTIP3	K1	H1			tions as the "Receive DS1/E1 Line Signal" input for the XRT86VX38 device.
RTIP4	M1	K1			The user is expected to connect this signal and the
RTIP5	P1	M1			RRING input signal to a 1:1 transformer for proper opera-
RTIP6	T1	P1			tion. The center tap of the receive transformer should have
RTIP7	W2	T2			a bypass capacitor of 0.1μF to ground (Chip Side) to
		- 13			improve long haul application receive capabilities.
RRING0	D1 🦃	C1 (Q	I	-	Receive Negative Analog Input (RRINGn):
RRING1	F1	E1 /	9/2		RRING is the negative differential input from the line inter-
RRING2	J1	G ₁	0/2		face. This input pin, along with the RTIP input pin, functions as the "Receive DS1/E1 Line Signal" input for the
RRING3	L1	J1 //	0 4	to lo	XRT86VX38 device.
RRING4	N1	L1	Ox		The user is expected to connect this signal and the RTIP
RRING5	R1	N1	Q.	(0,	input signal to a 1:1 transformer for proper operation. The
RRING6	U1	R1 (A 10	2 0	center tap of the receive transformer should have a
RRING7	W3	Т3	2	70	bypass capacitor of 0.1μF to ground (Chip Side) to
			3/	6	improve long haul application receive capabilities.
RxLOS0	B8	A7	0	4	Receive Loss of Signal Output Indicator (RLOSn):
RxLOS1	B13	C11		A	The XRT86VX38 device will assert this output pin (i.e.,
RxLOS2	D15	F11		0	toggle it "high") anytime (and for the duration that) the Receive DS1/E1 Framer or LIU block declares the LOS
RxLOS3	E18	D16		0	defect condition.
RxLOS4	U19	P16		•	Conversely, the XRT86VX38 will "TRI-State" this pin any-
RxLOS5	U15	P12			time (and for the duration that) the Receive DS1/E1
RxLOS6	V11	R10			Framer or LIU block is NOT declaring the LOS defect con-
RxLOS7	V7	P7			dition.
					Note: Since the XRT86VX38 tri-states this output pin (anytime the channel is not declaring the LOS
					defect condition), the user MUST connect a "pull-
					down" resistor (ranging from 1K to 10K) to each
					RxLOS output pin, to pull this output pin to the
					logic "LOW" condition, whenever the Channel is
					NOT declaring the LOS defect condition.
					This output pin will toggle "High" (declare LOS) if the Receive Framer or the Receive LIU block associated with
					Channel N determines that an RLOS condition occurs. In
					other words, this pin is OR-ed with the LIU RLOS and the
					Framer RLOS bit. If either the LIU RLOS or the Framer
					RLOS bit associated with channel N pulses high, the cor- responding RLOS pin of that particular channel will be set
					to "High".
					to riigir.



RECEIVE LINE INTERFACE

SIGNAL NAME	329 PKG BALL#	256 PKG BALL #	Түре	OUTPUT DRIVE (MA)	Di	ESCRIPTION
RxTSEL	B5	A5 I	-	Switching to internal term the microprocessor inter priate channel register. I hardware pin, RxTCNTL appropriate global regis	eivers are in "High" impedance. nination can be selected through face by programming the appro- dowever, to switch control to the must be programmed to "1" in the ter (0x0FE2). Once control has ware pin, it must be pulled "High"	
	0%	The			NOTE: Internally pulled "RXTSEL (pin)	Low" with a 50kΩ resistor. Rx Termination
	(4)	DA			0	External
		Sh	9/1		1	Internal
		an an	Ox.	6	Note: RxTCNTL (bit) must be set to "1"

TRANSMIT LINE INTERFACE

SIGNAL NAME	329 PKG BALL#	256 PKG BALL #	TYPE	DESCRIPTION
TTIP0 TTIP1 TTIP2 TTIP3 TTIP4 TTIP5 TTIP6 TTIP7	D3 F3 H4 K4 L3 N3 R5 T3	C3 E3 G3 H3 J3 L3 M3 P3	0	Transmit Positive Analog Output (TTIPn): TTIP is the positive differential output to the line interface. This output pin, along with the corresponding TRING output pin, function as the Transmit DS1/E1 output signal drivers for the XRT86VX38 device. The user is expected to connect this signal and the corresponding TRING output signal to a 1:2 step up transformer for proper operation. This output pin will be tri-stated whenever the user sets the "TxON" input pin or register bit (0xnF02, bit 3) to "0". Note: This pin should have a series line capacitor of 0.68μF for DC blocking purposes.
TRING0 TRING1 TRING2 TRING3 TRING4 TRING5 TRING6 TRING6	E3 F4 H3 K3 L4 N4 R4	D3 E4 G4 H4 J4 L4 M4	0	Transmit Negative Analog Output (TRINGn): TRING is the negative differential output to the line interface. This output pin, along with the corresponding TTIP output pin, function as the Transmit DS1/E1 output signal drivers for the XRT86VX38 device. The user is expected to connect this signal and the corresponding TRING output signal to a 1:2 step up transformer for proper operation. Note: This output pin will be tri-stated whenever the user sets the "TxON" input pin or register bit (0xnF02, bit 3) to "0".



TRANSMIT LINE INTERFACE

SIGNAL NAME	329 PKG BALL#	256 PKG BALL #	Түре	DESCRIPTION
TxON	W4	T4	ı	Transmitter On This input pin permits the user to either enable or disable the Transmit Output Driver within the Transmit DS1/E1 LIU Block. If the TxON pin is pulled "Low", all 8 Channels are tri-stated. When this pin is pulled 'High', turning on or off the transmitters will be determined by the appropriate channel registers (address 0x0Fn2, bit 3) LOW = Disables the Transmit Output Driver within the Transmit DS1/E1 LIU Block. In this setting, the TTIP and TRING output pins of all 8 channels will be tri-stated. HIGH = Enables the Transmit Output Driver within the Transmit DS1/E1 LIU Block. In this setting, the corresponding TTIP and TRING output pins will be enabled or disabled by programming the appropriate
	\dol_	Sh Sh	00/	channel register. (address 0x0Fn2, bit 3) Note: Whenever the transmitters are turned off, the TTIP and TRING output pins will be tri-stated.

TIMING INTERFACE

		· S	9/		TRING output pins will be tri-stated.					
TIMING INTERFACE										
SIGNAL NAME	329 PKG BALL#	256 PKG BALL #	TYPE	OUTPUT DRIVE (MA)	DESCRIPTION					
MCLKIN	C8	E6	I	0,000	Master Clock Input: This pin is used to provide the timing reference for the internal master clock of the device. The frequency of this clock is programmable from 1.544MHz to 16.384MHz in register 0x0FE9.					
E1OSCCLK	V5	R5	0	8	Framer E1 Output Clock Reference This output pin is defaulted to 2,048MHz, but can be programmed to 65,536MHz in register 0x011E.					
T1OSCCLK	W5	T5	0	8	Framer T1 Output Clock Reference This output pin is defaulted to 1.544MHz, but can be programmed to output 49.408MHz in register 0x011E.					
8KEXTOSC	T5	L6	I	-	External Oscillator Select For normal operation, this pin should not be used, or pulled "Low". This pin is internally pulled "Low" with a $50 \text{k}\Omega$ resistor.					
ANALOG	E5	B4	0		Factory Test Mode Pin Note: For Internal Use Only					

JTAG INTERFACE

The XRT86VX38 device's JTAG features comply with the IEEE 1149.1 standard. Please refer to the industry specification for additional information on boundary scan operations.

SIGNAL NAME	329 PKG BALL#	256 PKG BALL #	Түре	OUTPUT DRIVE (MA)	DESCRIPTION
TCK	C10	D8	I	-	Test clock: Boundary Scan Test clock input: The TCLK signal is the clock for the TAP controller, and it generates the boundary scan data register clocking. The data on TMS and TDI is loaded on the positive edge of TCK. Data is observed at TDO on the falling edge of TCK.
TMS	B7	A6 She Dro	Oly -	-	Test Mode Select: Boundary Scan Test Mode Select input. The TMS signal controls the transitions of the TAP controller in conjunction with the rising edge of the test clock (TCK). Note: This pin is internally pulled 'high'
TDI	A5	C8 Cy	946	(O, Q,	Test Data In: Boundary Scan Test data input The TDI signal is the serial test data input. Note: This pin is internally pulled 'high'.
TDO	D7	В6	0	800	Test Data Out: Boundary Scan Test data output The TDO signal is the serial test data output.
TRST	C9	D7	10	boord	Test Reset Input: The TRST signal (Active Low) asynchronously resets the TAP controller to the Test-Logic-Reset state. Note: This pin is internally pulled 'high'
aTEST	C7	C7		-	Factory Test Mode Pin Note: This pin is internally pulled 'low', and should be pulled 'low' for normal operation.

					pulled 'low' for normal operation.
MICROPROC	ESSOR II	NTERFAC	E		BS Pacity this
SIGNAL NAME	329 PKG BALL#	256 PKG BALL #	Түре	OUTPUT DRIVE (MA)	DESCRIPTION
DATA0	N16	M14	I/O	8	Bidirectional Microprocessor Data Bus
DATA1	P19	L12			These pins are used to drive and receive data over the bi-
DATA2	K16	K12			directional data bus, whenever the Microprocessor per-
DATA3	L18	J12			forms READ or WRITE operations with the Microprocessor
DATA4	J19	H13			Interface of the XRT86VX38 device.
DATA5	H18	G14			When DMA interface is enabled, these 8-bit bidirectional data bus is also used by the T1/E1 Framer or the external
DATA6	H16	G12			DMA Controller for storing and retrieving information.
DATA7	G15	G13			g as a second mag an arrangement



SIGNAL NAME	329 PKG BALL#	256 PKG BALL #	Түре	OUTPUT DRIVE (MA)	DESCRIPTION
REQO	T19	N16	o o o o o o o o o o o o o o o o o o o	Re no long	DMA Cycle Request Output—DMA Controller 0 (Write): These output pins are used to indicate that DMA transfers (Write) are requested by the T1/E1 Framer. On the transmit side (i.e., To transmit data from external DMA controller to HDLC buffers within the XRT86VX38), DMA transfers are only requested when the transmit buffer status bits indicate that there is space for a complete message or cell. The DMA Write cycle starts by T1/E1 Framer asserting the DMA Request (REQ0) 'low', then the external DMA controller should drive the DMA Acknowledge (ACK0) 'low' to indicate that it is ready to start the transfer. The external DMA controller should place new data on the Microprocessor data bus each time the Write Signal is Strobed low if the WR is configured as a Write Strobe. If WR is configured as a direction signal, then the external DMA controller would place new data on the Microprocessor data bus each time the Read Signal (RD) is Strobed low. The Framer asserts this output pin (toggles it "Low") when at least one of the Transmit HDLC buffers are empty and can receive one more HDLC message. The Framer negates this output pin (toggles it "High") when the HDLC buffer can no longer receive another HDLC message.
REQ1	R16	R16	0	800	DMA Cycle Request Output—DMA Controller 1 (Read): These output pins are used to indicate that DMA transfers (Read) are requested by the T1/E1 Framer. On the receive side (i.e., To transmit data from HDLC buffers within the XRT86VX38 to external DMA Controller), DMA transfers are only requested when the receive buffer contains a complete message or cell. The DMA Read cycle starts by T1/E1 Framer asserting the DMA Request (REQ1) 'low', then the external DMA controller should drive the DMA Acknowledge (ACK1) 'low' to indicate that it is ready to receive the data. The T1/E1 Framer should place new data on the Microprocessor data bus each time the Read Signal is Strobed low if the RD is configured as a Read Strobe. If RD is configured as a direction signal, then the T1/E1 Framer would place new data on the Microprocessor data bus each time the Write Signal (WR) is Strobed low. The Framer asserts this output pin (toggles it "Low") when one of the Receive HDLC buffer contains a complete HDLC message that needs to be read by the μ C/ μ P. The Framer negates this output pin (toggles it "High") when the Receive HDLC buffers are depleted.

SIGNAL NAME	329 PKG BALL#	256 PKG BALL #	Түре	OUTPUT DRIVE (MA)	DESCRIPTION
ĪNT	J18	H15	0	8	Interrupt Request Output: This active-low output signal will be asserted when the XRT86VX38 device is requesting interrupt service from the Microprocessor. This output pin should typically be connected to the "Interrupt Request" input of the Microprocessor. The Framer will assert this active "Low" output (toggles it "Low"), to the local µP, anytime it requires interrupt service.
PCLK	P18	M16	oduce are lay no	to longer	Microprocessor Clock Input: This clock input signal is only used if the Microprocessor Interface has been configured to operate in the Synchronous Modes (e.g., Power PC 403 Mode). If the Microprocessor Interface is configured to operate in this mode, then it will use this clock signal to do the following. 1. To sample the CS, WR/R/W, A[14:0], D[7:0], RD/DS and DBEN input pins, and 2. To update the state of the D[7:0] and the RDY/DTACK output signals. Notes: 1. This pin is inactive if the user has configured the Microprocessor Interface to operate in either the Intel-Asynchronous or the Motorola-Asynchronous Modes. In this case, the user should tie this pin to GND. When DMA interface is enabled, the PCLK input pin is also used by the T1/E1 Framer to latch in or latch out receive or output data respectively.
PTYPE0 PTYPE1 PTYPE2	P17 N18 K19	M13 M12 H12	I	-	Microprocessor Type Input: These input pins permit the user to specify which type of Microprocessor/Microcontroller to be interfaced to the XRT86VX38 device. The following table presents the three different microprocessor types that the XRT86VX38 supports. Value Value



RDY/DTACK M16 L16 O 12 Ready/Data Transfer Acknowledge Output: The exact behavior of this pin depends upon the type of Microprocessor/Microcontroller the XRT86VX38 has bee configured to operate in, as defined by the PTYPE[2:0] pins. Intel Asynchronous Mode - RDY - Ready Output Tis output pin will function as the "active-low" READY or put. During a READ or WRITE cycle, the Microprocessor Interface block will toggle this output pin to the logic low lever ONLY when the Microprocessor Interface is ready to complete or terminate the current READ or WRITE cycle. On the Microprocessor has determined that this input pin has toggled to the logic "low" level, then it is now safe for it to move on and execute the next READ or WRITE cycle.
During a READ or WRITE cycle, the Microprocessor Interface block will toggle this output pin to the logic low leve ONLY when the Microprocessor Interface is ready to conclude the current READ or WRITE cycle. On the Microprocessor has determined that this input pin he toggled to the logic "low" level, then it is now safe for it to move on and execute the next READ or WRITE cycle. If (during a READ or WRITE cycle) the Microprocessor Interface block is holding this output pin at a logic "high" level, then the Microprocessor is expected to extend this READ or WRITE cycle, until it detects this output pin beitoggled to the logic low level. Motorola Asynchronous Mode - DTACK - Data Trans' Acknowledge Output Tis output pin will function as the "active-low" DTACK output. During a READ or WRITE cycle, the Microprocessor Interface block will toggle this output pin to the logic low level ONLY when the Microprocessor Interface is ready to conplete or terminate the current READ or WRITE cycle. On the Microprocessor has determined that this input pin he toggled to the logic "low" level, then it is now safe for it to move on and execute the next READ or WRITE cycle. If (during a READ or WRITE cycle) the Microprocessor Interface block is holding this output pin at a logic "high" level, then the Microprocessor is expected to extend this

OCTAL T1/E1/J1 FRAMER/LIU COMBO - HARDWARE DESCRIPTION

SIGNAL NAME	329 PKG BALL#	256 PKG BALL #	Түре	OUTPUT DRIVE (MA)	DESCRIPTION
RDY/DTACK	M16	L16	o duci	12	Con't) Power PC 403 Mode - RDY Ready Output: This output pin will function as the "active-high" READY output. During a READ or WRITE cycle, the Microprocessor Interface block will toggle this output pin to the logic high level, ONLY when the Microprocessor Interface is ready to complete or terminate the current READ or WRITE cycle. Once the Microprocessor has sampled this signal being at the logic "high" level upon the rising edge of PCLK, then it is now safe for it to move on and execute the next READ or WRITE cycle. If (during a READ or WRITE cycle) the Microprocessor Interface block is holding this output pin at a logic "low" level, then the Microprocessor is expected to extend this READ or WRITE cycle, until it samples this output pin being at the logic low level. Note: The Microprocessor Interface will update the state of this output pin upon the rising edge of PCLK.
ADDR0 ADDR1 ADDR2 ADDR3 ADDR4 ADDR5 ADDR6 ADDR7 ADDR8 ADDR9 ADDR10 ADDR11 ADDR12 ADDR13 ADDR13 ADDR14	N19 M17 M18 M15 L16 M19 L17 L19 K15 J16 K18 J15 H15 H17	L13 L14 K15 L11 K13 K16 K14 J15 J14 J13 H14 H16 G16 F16	ay no	o longer	Microprocessor Interface Address Bus Input These pins permit the Microprocessor to identify on-chip registers and Buffer/Memory locations within the XRT86VX38 device whenever it performs READ and WRITE operations with the XRT86VX38 device. Note: These pins are internally pulled "Low" with a 50kΩ resistor, except ADDR[8:14].





SIGNAL NAME	329 PKG BALL#	256 PKG BALL #	Түре	OUTPUT DRIVE (MA)	DESCRIPTION
ALE / AS	K17	J16	- production that	to t	Address Latch Enable Input Address Strobe The exact behavior of this pin depends upon the type of Microprocessor/Microcontroller the XRT86VX38 has been configured to operate in, as defined by the PTYPE[2:0] pins. Intel-Asynchronous Mode - ALE This active-high input pin is used to latch the address (present at the Microprocessor Interface Address Bus pins (A[14:0]) into the XRT86VX38 Microprocessor Interface block and to indicate the start of a READ or WRITE cycle. Pulling this input pin "high" enables the input bus drivers for the Address Bus input pins (A[14:0]). The contents of the Address Bus will be latched into the XRT86VX38 Microprocessor Interface circuitry, upon the falling edge of this input signal. Motorola-Asynchronous (68K) Mode - AS This active-low input pin is used to latch the data residing on the Address Bus, A[14:0] into the Microprocessor Interface circuitry of the XRT86VX38 device. Pulling this input pin "low" enables the input bus drivers for the Address Bus input pins. The contents of the Address Bus will be latched into the Microprocessor Interface circuitry, upon the falling edge of this signal. Power PC 403 Mode - No Function -Tie to GND: This input pin has no role nor function and should be tied to GND:
<u>CS</u>	G19	F14	I	-	Microprocessor Interface—Chip Select Input: The user must assert this active low signal in order to select the Microprocessor Interface for READ and WRITE operations between the Microprocessor and the XRT86VX38 on-chip registers and buffer/memory locations.

SIGNAL NAME	329 PKG BALL#	256 PKG BALL #	Түре	OUTPUT DRIVE (MA)	DESCRIPTION
RD/DS/WE	N17	L15	I	-	Microprocessor Interface—Read Strobe Input: The exact behavior of this pin depends upon the type of
					Microprocessor/Microcontroller the Framer has been configured to operate in, as defined by the PTYPE[2:0] pins. Intel-Asynchronous Mode - RD - READ Strobe Input:
				Copposition of the open	This input pin will function as the RD (Active Low Read Strobe) input signal from the Microprocessor. Once this
		1			Microprocessor Interface Bi-directional data bus (D[7:0]).
	00	100			When this signal is negated, then the Data Bus will be tristated.
		0/2	00//		Motorola-Asynchronous (68K) Mode - DS - Data Strobe:
		3	" (C)		This input pin will function as the DS (Data Strobe) input signal.
		472	9/4	0	Power PC 403 Mode - WE - Write Enable Input:
		1	5. 0	Pro	This input pin will function as the $\overline{\text{WE}}$ (Write Enable) input pin.
		· ·	8/2	1/2 0	Anytime the Microprocessor Interface samples this active-
			2	0	low input signal (along with CS and WR/R/W) also being
			, (× 90	asserted (at a logic low level) upon the rising edge of PCLK, then the Microprocessor Interface will (upon the
				0	very same rising edge of PCLK) latch the
				0.	contents on the Bi-Directional Data Bus (D[7:0]) into the
				10	"target" on-chip register or buffer location within the XRT86VX38 device.
WR / R/W	G17	F13	I	-	Microprocessor Interface—Write Strobe Input
					The exact behavior of this pin depends upon the type of Microprocessor/Microcontroller the XRT86VX38 has been configured to operate in, as defined by the PTYPE[2:0] pins.
					Intel-Asynchronous Mode WR - Write Strobe Input:
					This input pin functions as the WR (Active Low WRITE Strobe) input signal from the Microprocessor. Once this active-low signal is asserted, then the input buffers (associ-
					ated with the Bi-Directional Data Bus pin, D[7:0]) will be enabled.
					The Microprocessor Interface will latch the contents on the Bi-Directional Data Bus (into the "target" register or address location, within the XRT86VX38) upon the rising
					edge of this input pin. Motorola-Asynchronous Mode - R/W - Read/Write
					Operation Identification Input Pin:
					This pin is functionally equivalent to the "R/W" input pin. In the Motorola Mode, a "READ" operation occurs if this pin is held at a logic "1", coincident to a falling edge of the RD/DS
					(Data Strobe) input pin. Similarly a WRITE operation occurs if this pin is at a logic "0", coincident to a falling edge
					of the RD/DS (Data Strobe) input pin.



SIGNAL NAME	329 PKG BALL#	256 PKG BALL #	Түре	OUTPUT DRIVE (MA)	DESCRIPTION
WR / R/W	G17	F13	orog and	to t	Power PC 403 Mode - R/W - Read/Write Operation Identification Input: This input pin will function as the "Read/Write Operation Identification Input" pin. Anytime the Microprocessor Interface samples this input signal at a logic "High" (while also sampling the CS input pin "Low") upon the rising edge of PCLK, then the Microprocessor Interface will (upon the very same rising edge of PCLK) latch the contents of the Address Bus (A[14:0]) into the Microprocessor Interface circuitry, in preparation for this forthcoming READ operation. At some point (later in this READ operation) the Microprocessor will also assert the DBEN/OE input pin, and the Microprocessor Interface will then place the contents of the "target" register (or address location within the XRT86VX38 device) upon the Bi-Directional Data Bus pins (D[7:0]), where it can be read by the Microprocessor. Anytime the Microprocessor Interface samples this input signal at a logic "Low" (while also sampling the CS input pin a logic "Low") upon the rising edge of PCLK, then the Microprocessor Interface will (upon the very same rising edge of PCLK) latch the contents of the Address Bus (A[14:0]) into the Microprocessor Interface circuitry, in preparation for the forthcoming WRITE operation. At some point (later in this WRITE operation) the Microprocessor will also assert the RD/DS/WE input pin, and the Microprocessor Interface will then latch the contents of the Bi-Directional Data Bus (D[7:0]) into the contents of the "target" register or buffer location (within the XRT86VX38).
					register or buffer location (within the XRT86VX38).

OCTAL T1/E1/J1 FRAMER/LIU COMBO - HARDWARE DESCRIPTION

MICROPROCESSOR INTERFACE

SIGNAL NAME	329 PKG BALL#	256 PKG BALL #	Түре	OUTPUT DRIVE (MA)	DESCRIPTION
ACK1	T18	N15	oduct are have no	Cor production of the ordinary	 DMA Cycle Acknowledge Input—DMA Controller 0 (Write): The external DMA Controller will assert this input pin "Low" when the following two conditions are met: 1. After the DMA Controller, within the Framer has asserted (toggled "Low"), the Req_0 output signal. 2. When the external DMA Controller is ready to transfer data from external memory to the selected Transmit HDLC buffer. At this point, the DMA transfer between the external memory and the selected Transmit HDLC buffer may begin. After completion of the DMA cycle, the external DMA Controller will negate this input pin after the DMA Controller within the Framer has negated the Req_0 output pin. The external DMA Controller must do this in order to acknowledge the end of the DMA cycle. DMA Cycle Acknowledge Input—DMA Controller 1 (Read): The external DMA Controller asserts this input pin "Low" when the following two conditions are met: 1. After the DMA Controller, within the Framer has asserted (toggled "Low"), the Req_1 output signal. 2. When the external DMA Controller is ready to transfer data from the selected Receive HDLC buffer to external memory. At this point, the DMA transfer between the selected Receive HDLC buffer and the external memory may begin. After completion of the DMA cycle, the external DMA Controller within the Framer has negated the Req_1 output pin. The external DMA Controller will negate this input pin after the DMA Controller within the Framer has negated the Req_1 output pin. The external DMA Controller will do this in order to acknowledge the end of the DMA cycle. NOTE: This pin is internally pulled "High" with a 50kΩ resistor.
RESET	V4	R4	I	-	Hardware Reset Input Reset is an active low input. If this pin is pulled "Low" for more than 10µS, the device will be reset. When this occurs, all output will be 'tri-stated', and all internal registers will be reset to their default values.



POWER SUPPLY PINS (3.3V)

SIGNAL NAME	329 PKG BALL#	256 PKG BALL #	Түре	DESCRIPTION
VDD	A1	A16	PWR	Framer Block Power Supply (I/O)
	A12	E8		
	A19	E11		
	В6	G15		
	В9	M6		
	E16	М9		
	F5	N14		
	J17	T16		
	P16	\		
	R11	20		
	R13	D.		
	R15	.0. (
	R18	1	9/1	
	T7	0,	Cx	
	U4	9,	a. (
	V1	101	10	*
	W11	1	1	N _r
	W15		2, 0	/ 0/.
RVDD	C2	B2	PWR	Receiver Analog Power Supply for LIU Section
	E2	D2	10	90 (6)
	G1	F2		6, 7, 7
	J2	H2		00000
	L2	K2		to the the
	N2	M2		10° 10° 10° 10° 10° 10° 10° 10° 10° 10°
	P4	P2		6 7 7 7 P
	U2	T1		Receiver Analog Power Supply for LIU Section Transmitter Analog Power Supply for LIU Section
TVDD	D4	D4	PWR	Transmitter Analog Power Supply for LIU Section
	G4	F4		Transmitter Analog Power Supply for LIU Section
	J4	F5		
	K5	H5		
	M4	K4		
	N5	K5		
	R3	M5		
	T4	N4		



POWER SUPPLY PINS (1.8V)

SIGNAL NAME	329 PKG BALL#	256 PKG BALL #	Түре	DESCRIPTION
	DALL#	DALL #		
VDD18	D13	F8	PWR	Framer Block Power Supply
	E6	F9		
	E8	F10		
	E9	G6		
	E11	H6		
	E12	H11		
	E13	J6		
	E15	J11		
	F15	K6		
	G5 G	K11		
	G 7	L7		
	G9	L8		
	G11	L9		
	G13	L10	*	
	J5	(A)	6	
	J7	y Yo	. 4	
	J13	2	D 1	
	L7	6	0,	001
	L13		0	140
	L15		Ox '	0. (6)
	M5		6	
	N7		0	6 7
	N9			
	N11			90 10 10
	N13			10 12 12 12 12 12 12 12 12 12 12 12 12 12
	P15			7 9 9
	R9			(0, 1/2, 1/3)
	R10			80 80 14
	R12			0) 10° 10°
	R14			
	T6			
DVDD18	B4	C6	PWR	Digital Power Supply for LIU Section
AVDD18	D6	C5	PWR	Digital Power Supply for LIU Section Analog Power Supply for LIU Section
VDDPLL18	A2	A3	PWR	Analog Power Supply for PLL
	B2	A4		
	В3	В3		
	C4	D5		
		_		



GROUND PINS

SIGNAL NAME	329 PKG BALL#	256 PKG BALL #	Түре	DESCRIPTION
VSS	A3, A6	E7	GND	Framer Block Ground
	A15, C5	E9	0.15	Trainer Brook Ground
	E7, F2	F6		
	G8, G10	F7		
	G12, H5	G7		
	H7, H8	G8		
	H9, H10	G9		
	H11, H12	G10		
	H13, J8	H7		
	J9, J10	2 H8		
	J11, J12	Н9		
	K7, K8	H10		
	K9, K10	J7	9%	
	K11, K12		40 *	
	K13, L8	3 J9		
	L9, L10	J10	9/2	
	L11, L12	K7	0	A.
	M7, M8	K8	b. *O	. 00.
	M9, M10	K9		6. %
	M11, M12	K10	20	1) 1Cx
	M13, N8			4 90 'W
	N10, N12			0 6 3
	N15, P2			0, 0, 0
	R6, U12			9, 9, 18,
	W1, W19			
				Digital Ground for LIU Section Analog Ground for LIU Section
DGND	A4	D6	GND	Digital Ground for LIU Section
AGND	C6	B5	GND	Analog Ground for LIU Section
RGND	D2	C2	GND	Receiver Analog Ground for LIU Section
	G2	E2		
	H2	G2		*
	K2	J2		
	M2	L2		
	R2	N2		
	T2	R2		
	V3	R3		
TGND	E4	E5	GND	Transmitter Analog Ground for LIU Section
	G3	F3		
	J3	G5		
	L5	J5		
	М3	K3		
	P3	L5		
	P5	N3		
	V2	N5		

GROUND PINS

SIGNAL NAME	329 PKG BALL#	256 PKG BALL #	Түре	DESCRIPTION
GNDPLL	B1	A1	GND	Analog Ground for PLL
	C3	A2		
	D5	C4		

NO CONNECT PINS

ELECTRICAL CHARACTERISTICS

Absolute Maximums

Power Supply	Power Rating fpBGA Package 2.4
VDD _{IO} 0.5V to +3.465V	
VDD _{CORE} 0.5V to +1.890V	
Storage Temperature65°C to 150°C	Input Logic Signal Voltage (Any Pin)0.5V to + 5.5V
Operating Temperature Range40°C to 85°C	ESD Protection (HBM)>2000V
Supply Voltage GND-0.5V to +VDD + 0.5V	Input Current (Any Pin) ± 100mA

DC ELECTRICAL CHARACTERISTICS

SYMBOL	PARAMETER	MIN.	TYP.	Max.	UNITS	CONDITIONS
I _{LL}	Data Bus Tri-State Bus Leakage Current	-10		+10	μΑ	
V _{IL}	Input Low voltage			0.8	V	
V_{IH}	Input High Voltage	2.0		VDD	V	
V_{OL}	Output Low Voltage	0.0		0.4	V	$I_{OL} = -1.6$ mA
VOH	Output High Voltage	2.4	٨	VDD	V	$I_{OH} = 40\mu A$
I _{OC}	Open Drain Output Leakage Current	OC.	nes.		μΑ	
I _{IH}	Input High Voltage Current	-10		10	μΑ	$V_{IH} = VDD$
I _{IL}	Input Low Voltage Current	20	na.	10	μA	$V_{IL} = GND$
RT86VX	38 POWER CONSUMPTION			15 CK	hinis)

XRT86VX38 POWER CONSUMPTION

First Conditions: TA = 25°C, VDD_{IO} = 3.3V \pm 5% , VDD_{CORE} = 1.8V \pm 5%, Internal termination, unless otherwise specified									
MODE	IMPEDANCE	Min.	TYP.	Max.	Units	Conditions			
T1	100Ω		2.02 1.54		W	All ones Pattern PRBS Pattern			
E1	75Ω		1.95 1.57		W	All ones Pattern PRBS Pattern			
E1	120Ω		1.77 1.44		W	All ones Pattern PRBS Pattern			


Note: There are NO power sequence requirements on this device. The VDD_{IO} or VDD_{CORE} are independent and do not have any special timing restrictions.



AC ELECTRICAL CHARACTERISTICS TRANSMIT FRAMER (BASE RATE/NON-MUX)

Test Cond	Test Conditions: TA = 25° C, VDD = $3.3V \pm 5\%$ unless otherwise specified								
SYMBOL	PARAMETER	MIN.	TYP.	Max.	Units	Conditions			
t_1	TxSERCLK to TxMSYNC delay			234	nS				
t_2	TxSERCLK to TxSYNC delay			230	nS				
t ₃	TxSERCLK to TxSER data delay			230	nS				
t ₄	Rising Edge of TxSERCLK to Rising Edge of TxCH-CLK			13	nS				
t ₅	TxSERCLK to TxSIG delay			230	nS				

FIGURE 2. FRAMER SYSTEM TRANSMIT TIMING DIAGRAM (BASE RATE/NON-MUX)



AC ELECTRICAL CHARACTERISTICS RECEIVE FRAMER (BASE RATE/NON-MUX)

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNITS	CONDITIONS
RxSERCL	K as an Output	0	0. 9		% .	
t ₈	Rising Edge of RxSERCLK to Rising Edge of RxCASYNC		9	4	ηS	
t ₉	Rising Edge of RxSERCLK to Rising Edge of RxCRCSYNC			4	nS	
t ₁₀	Rising Edge of RxSERCLK to Rising Edge of RxSYNC (RxSYNC as Output)			4	nS	
t ₁₁	Rising Edge of RxSERCLK to Rising Edge of RxSER			6	nS	

AC ELECTRICAL CHARACTERISTICS RECEIVE FRAMER (BASE RATE/NON-MUX)

Test Cond	Test Conditions: TA = 25° C, VDD = $3.3V \pm 5\%$ unless otherwise specified								
SYMBOL	PARAMETER	Min.	TYP.	Max.	Units	Conditions			
t ₁₃	Rising Edge of RxSERCLK to Rising Edge of RxCASYNC			8	nS				
t ₁₄	Rising Edge of RxSERCLK to Rising Edge of RxCRCSYNC			8	nS				
t ₁₅	Rising Edge of RxSERCLK to Rising Edge of RxSYNC (RxSYNC as Output)			10	nS				
t ₁₅	Rising Edge of RxSERCLK to Rising Edge of RxSYNC (RxSYNC as Input)			230	nS				
t ₁₆	Rising Edge of RxSERCLK to Rising Edge of RxSER			10	nS				

FIGURE 3. FRAMER SYSTEM RECEIVE TIMING DIAGRAM (RXSERCLK AS AN OUTPUT)






FIGURE 4. FRAMER SYSTEM RECEIVE TIMING DIAGRAM (RXSERCLK AS AN INPUT)



AC ELECTRICAL CHARACTERISTICS TRANSMIT FRAMER (HMVIP/H100 MODE)

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	Units	CONDITIONS
t_1	TxSYNC Setup Time - HMVIP Mode	7			nS	
t_2	TxSYNC Hold Time - HMVIP Mode	4			nS	
t ₃	TxSYNC Setup Time - H100 Mode	7			nS	
t ₄	TxSYNC Hold Time - H100 Mode	4			nS	-
t ₅	TxSER Setup Time - HMVIP and H100 Mode	6			nS	-
t ₆	TxSER Hold Time HMVIP and H100 Mode	3			nS	
t ₇	TxSIG Setup Time - HMVIP and H100 Mode	6			nS	-
t ₈	TxSIG Hold Time - HMVIP and H100 Mode	3			nS	

FIGURE 5. FRAMER SYSTEM TRANSMIT TIMING DIAGRAM (HMVIP AND H100 MODE)



Note: Setup and Hold time is not valid from TxInClk to TxSERCLK as TxInClk is used as the timing source for the back plane interface and TxSERCLK is used as the timing source on the line side.

AC ELECTRICAL CHARACTERISTICS RECEIVE FRAMER (HMVIP/H100 MODE)

Test Conditions: TA = 25°C, VDD = 3.3V <u>+</u> 5% unless otherwise specified								
SYMBOL	PARAMETER	MIN.	TYP.	Max.	Units	CONDITIONS		
t_1	RxSYNC Setup Time - HMVIP Mode	4			nS			
t_2	RxSYNC Hold Time - HMVIP Mode	3			nS			
t_3	RxSYNC Setup Time - H100 Mode	5			nS			
t_4	RxSYNC Hold Time - H100 Mode	3			nS			
t ₅	Rising Edge of RxSERCLK to Rising Edge of RxSER delay			11	nS			

NOTE: Both RxSERCLK and RxSYNC are inputs

FIGURE 6. FRAMER SYSTEM RECEIVE TIMING DIAGRAM (HMVIP/H100 MODE)






TABLE 4: E1 RECEIVER ELECTRICAL CHARACTERISTICS

PARAMETER	Min.	TYP.	Max.	Unit	Test Conditions
Receiver loss of signal:					Cable attenuation @1024kHz
Number of consecutive zeros before RLOS is set		32			
Input signal level at RLOS	15	20		dB	ITU-G.775, ETSI 300 233
RLOS De-asserted	12.5			% ones	
Receiver Sensitivity (Short Haul with cable loss)	11			dB	With nominal pulse amplitude of 3.0V for 120 Ω and 2.37V for 75 Ω application.
Receiver Sensitivity (Long Haul with cable loss)	* 0° *	6	43	dB	With nominal pulse amplitude of 3.0V for 120 Ω and 2.37V for 75 Ω application.
Input Impedance	20. 70	15		kΩ	
Input Jitter Tolerance: 1 Hz 10kHz-100kHz	37 0.3	onger beer	Cisy	Ulpp Ulpp	ITU G.823
Recovered Clock Jitter Transfer Corner Frequency Peaking Amplitude	-	20	0.5	kHz dB	ITU G.736
Jitter Attenuator Corner Frequency (-3dB curve) (JABW=0) (JABW=1)	-	10 1.5	40	Hz Hz	ITU G .736
Return Loss:				9	10.15
51kHz - 102kHz	12	-	-	dB	ITU-G.703
102kHz - 2048kHz	8			dB	-0/
2048kHz - 3072kHz	8			dB	

TABLE 5: T1 RECEIVER ELECTRICAL CHARACTERISTICS

PARAMETER	MIN.	TYP.	MAX.	Unit	TEST CONDITIONS
Receiver loss of signal:					
Number of consecutive zeros before RLOS is set		175			
Input signal level at RLOS	15	20	-	dB	Cable attenuation @772kHz
RLOS Clear	12.5	-	-	% ones	ITU-G.775, ETSI 300 233
Receiver Sensitivity (Short Haul with cable loss)	12	-		dB	With nominal pulse amplitude of 3.0V for 100Ω termination
Receiver Sensitivity (Long Haul with cable loss) Normal Extended	0011	7. Co.	36 45	dB dB	With nominal pulse amplitude of 3.0V for 100Ω termination
Input Impedance	7	15	-	kΩ	
Jitter Tolerance: 1Hz 10kHz - 100kHz	138 0.4	0/0/2	OCI CAS	Ulpp	AT&T Pub 62411
Recovered Clock Jitter Transfer Corner Frequency Peaking Amplitude	-	10	0.1	KHz dB	TR-TSY-000499
Jitter Attenuator Corner Frequency (-3dB curve)	-	6	CO	Hz	AT&T Pub 62411
Return Loss: 51kHz - 102kHz 102kHz - 2048kHz 2048kHz - 3072kHz	-	14 20 16	-	dB dB	Tacilitis

TABLE 6: E1 TRANSMITTER ELECTRICAL CHARACTERISTICS

PARAMETER	MIN.	TYP.	MAX.	UNIT	TEST CONDITIONS
AMI Output Pulse Amplitude:					1:2 transformer
75 Ω Application	2.13	2.37	2.60	V	
120 Ω Application	2.70	3.00	3.30	V	
Output Pulse Width	224	244	264	ns	
Output Pulse Width Ratio	0.95	-	1.05	-	ITU-G.703
Output Pulse Amplitude Ratio	0.95	-	1.05	-	ITU-G.703

TABLE 6: E1 TRANSMITTER ELECTRICAL CHARACTERISTICS

OCTAL T1/E1/J1 FRAMER/LIU COMBO - HARDWARE DESCRIPTION

PARAMETER	MIN.	TYP.	Max.	Unit	TEST CONDITIONS
Jitter Added by the Transmitter Output	-	0.025	0.05	Ulpp	Broad Band with jitter free TCLK applied to the input.
Output Return Loss:					
51kHz -102kHz	15	-	-	dB	ETSI 300 166
102kHz-2048kHz	9	-	-	dB	
2048kHz-3072kHz	8	-	-	dB	

TABLE 7: E1 TRANSMIT RETURN LOSS REQUIREMENT

FREQUENCY	RETURN LOSS ETS 300166
51-102kHz	6dB
102-2048kHz	8dB
2048-30 7 2kHz	8dB

TABLE 8: T1 TRANSMITTER ELECTRICAL CHARACTERISTICS

PARAMETER	Min.	TYP.	Max.	UNIT	TEST CONDITIONS
AMI Output Pulse Amplitude:	2.4	3.0	3.60	V×.	1:2 transformer measured at DSX-1.
Output Pulse Width	338	350	362	ns	ANSI T1.102
Output Pulse Width Imbalance	-	-	20	(A)	ANSI T1.102
Output Pulse Amplitude Imbalance	-	-	<u>+</u> 200	mV	ANSI T1.102
Jitter Added by the Transmitter Output	-	0.025	0.05	Ulpp	Broad Band with jitter free TCLK applied to the input.
Output Return Loss:					9
51kHz -102kHz	-	17	-	dB	
102kHz-2048kHz	-	12	-	dB	
2048kHz-3072kHz	-	10	-	dB	



FIGURE 7. ITU G.703 PULSE TEMPLATE




TABLE 9: TRANSMIT PULSE MASK SPECIFICATION

Test Load Impedance	75Ω Resistive (Coax)	120Ω Resistive (twisted Pair)
Nominal Peak Voltage of a Mark	2.37V	3.0V
Peak voltage of a Space (no Mark)	0 <u>+</u> 0.237V	0 <u>+</u> 0.3V
Nominal Pulse width	244ns	244ns
Ratio of Positive and Negative Pulses Imbalance	0.95 to 1.05	0.95 to 1.05



 $\frac{T}{30}$ $\frac{T}{30}$ $\frac{T}{30}$ $\frac{T}{30}$ $\frac{T}{30}$, $\frac{T}{30}$ $-\boldsymbol{V}_1$ -V T Average period of synchronizing signal Shaded area in which signal should be monotonic

FIGURE 8. ITU G.703 SECTION 13 SYNCHRONOUS INTERFACE PULSE TEMPLATE

TABLE 10: E1 SYNCHRONOUS INTERFACE TRANSMIT PULSE MASK SPECIFICATION

Test Load Impedance	75Ω Resistive (Coax)	120 Ω Resistive (twisted Pair)
Maximum Peak Voltage of a Mark	1.5V	1.9V
Minimum Peak Voltage of a Mark	0.75V	1.0V
Nominal Pulse width	244ns	244ns



FIGURE 9. DSX-1 PULSE TEMPLATE (NORMALIZED AMPLITUDE)





TABLE 11: DSX1 INTERFACE ISOLATED PULSE MASK AND CORNER POINTS

ı	MINIMUM CURVE	MAXIMUM CURVE				
TIME (UI)	NORMALIZED AMPLITUDE	TIME (UI)	NORMALIZED AMPLITUDE			
-0.77	05V	0, -0,77	.05V			
-0.23	05V	-0.39	.05V			
-0.23	0.5V	-0.27	.8V			
-0.15	0.95V	-0.27	1.15V			
0.0	0.95V	-0.12	1 15V			
0.15	0.9V	0.0	1.05V			
0.23	0.5V	0.27	1.05V			
0.23	-0.45V	0.35	-0.07V			
0.46	-0.45V	0.93	0.05V			
0.66	-0.2V	1.16	0.05V			
0.93	-0.05V					
1.16	-0.05V					



TABLE 12: AC ELECTRICAL CHARACTERISTICS

$VDD_{IO} = 3.3V \pm 5\%$, $VDD_{CORE} = 1.8V \pm 5\%$, Ta=25°C, unless otherwise specified									
PARAMETER SYMBOL MIN. TYP. MAX. UNITS									
MCLKIN Clock Duty Cycle		40	-	60	%				
MCLKIN Clock Tolerance		-	±50	-	ppm				



MICROPROCESSOR INTERFACE I/O TIMING

INTEL INTERFACE TIMING - ASYNCHRONOUS

The signals used for the Intel microprocessor interface are: Address Latch Enable (ALE), Read Enable (RD), Write Enable (WR), Chip Select (CS), Address and Data bits. The microprocessor interface uses minimum external glue logic and is compatible with the timings of the 8051 or 80188 family of microprocessors. The ALE signal can be tied 'HIGH' if this signal is not available, and the corresponding timing interface is shown in Figure 11 and Table 14.

Figure 10. Intel μP Interface Timing During Programmed I/O Read and Write Operations When ALE Is Not Tied 'HIGH'




TABLE 13: INTEL MICROPROCESSOR INTERFACE TIMING SPECIFICATIONS

SYMBOL	PARAMETER	Min	MAX	Units
t ₀	Valid Address to CS Falling Edge and ALE Rising Edge	OB III	South.	ns
t ₁	ALE Falling Edge to RD Assert	5	S. The	ns
t ₂	RD Assert to RDY Assert	-	320	ns
NA	RD Pulse Width (t ₂)	320	-	ns
t ₃	ALE Falling Edge to WR Assert	5	-	ns
t ₄	WR Assert to RDY Assert	-	320	ns
NA	WR Pulse Width (t ₄)	320	-	ns
t ₅	ALE Pulse Width(t ₅)	10		ns



Figure 11. Intel μP Interface Timing During Programmed I/O Read and Write Operations When ALE Is Tied 'HIGH'




TABLE 14: INTEL MICROPROCESSOR INTERFACE TIMING SPECIFICATIONS

SYMBOL	PARAMETER //	Min	Max	Units
t ₀	Valid Address to CS Falling Edge	700	-	ns
t ₁	CS Falling Edge to RD Assert	0×.	-	ns
t ₂	RD Assert to RDY Assert	mo no	320	ns
NA	RD Pulse Width (t ₂)	320	15	ns
t ₃	CS Falling Edge to WR Assert	000	x 15:	ns
t ₄	WR Assert to RDY Assert	-	320	ns
NA	WR Pulse Width (t ₄)	320	'Q'	ns

MOTOROLA ASYCHRONOUS INTERFACE TIMING

The signals used in the Motorola microprocessor interface mode are: Address Strobe (AS), Data Strobe (\overline{DS}), Read/Write Enable (R/W), Chip Select (\overline{CS}), Address and Data bits. The interface is compatible with the timing of a Motorola 68000 microprocessor family. The interface timing is shown in Figure 12. The I/O specifications are shown in Table 15.

FIGURE 12. MOTOROLA ASYCHRONOUS MODE INTERFACE SIGNALS DURING PROGRAMMED I/O READ AND WRITE OPERATIONS




TABLE 15: MOTOROLA ASYCHRONOUS MODE MICROPROCESSOR INTERFACE TIMING SPECIFICATIONS

SYMBOL	PARAMETER	Min	Max	Units
t ₀	Valid Address to CS Falling Edge	0 7	-	ns
t ₁	CS Falling Edge to DS (Pin RD_DS) Assert	0	20 -	ns
t ₂	DS Assert to DTACK Assert	(O. 9)	320	ns
NA	DS Pulse Width (t ₂)	320	do. 1/2.	ns
t ₃	CS Falling Edge to AS (Pin ALE_AS) Falling Edge	0	4: 0	ns

POWER PC 403 SYCHRONOUS INTERFACE TIMING

The signals used in the Power PC 403 Synchronus microprocessor interface mode are: Address Strobe (AS), Microprocessor Clock (uPCLK), Data Strobe (DS), Read/Write Enable (R/W), Chip Select (CS), Address and Data bits. The interface timing is shown in Figure 13. The I/O specifications are shown in Table 16.

FIGURE 13. POWER PC 403 INTERFACE SIGNALS DURING PROGRAMMED I/O READ AND WRITE OPERATIONS




TABLE 16: POWER PC 403 MICROPROCESSOR INTERFACE TIMING SPECIFICATIONS


SYMBOL	PARAMETER	Min	MAX	Units
t_0	Valid Address to CS Falling Edge	0,045	17,	ns
t ₁	CS Falling Edge to WE Assert	00/		ns
t ₂	WE Assert to TA Assert	-	320	ns
NA	WE Pulse Width (t ₂)	320	-	ns
t ₃	CS Falling Edge to TS Falling Edge	0	-	
t _{dc}	μPCLK Duty Cycle	40	60	%
t _{cp}	μPCLK Clock Period	20	-	ns

86VX38

ORDERING INFORMATION


PRODUCT NUMBER	PACKAGE	OPERATING TEMPERATURE RANGE
XRT86VX38IB329	329 Fine Pitch Ball Grid Array	-40°C to +85°C
XRT86VX38IB256	256 Fine Pitch Ball Grid Array	-40°C to +85°C


PACKAGE DIMENSIONS FOR 329 FINE PITCH BALL GRID ARRAY





PACKAGE DIMENSIONS FOR 256 FINE PITCH BALL GRID ARRAY





EXAR Corporation reserves the right to make changes to the products contained in this publication in order to improve design, performance or reliability. EXAR Corporation assumes no responsibility for the use of any circuits described herein, conveys no license under any patent or other right, and makes no representation that the circuits are free of patent infringement. Charts and schedules contained here in are only for illustration purposes and may vary depending upon a user's specific application. While the information in this publication has been carefully checked; no responsibility, however, is assumed for inaccuracies.

EXAR Corporation does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications unless EXAR Corporation receives, in writing, assurances to its satisfaction that: (a) the risk of injury or damage has been minimized; (b) the user assumes all such risks; (c) potential liability of EXAR Corporation is adequately protected under the circumstances.

Copyright 2013 EXAR Corporation

Datasheet October 2013.

Reproduction, in part or whole, without the prior written consent of EXAR Corporation is prohibited.



REVISION HISTORY

REVISION #	DATE	DESCRIPTION	
1.0.0	May. 01, 2009	Initial release of Hardware Description	
1.0.1	June 15, 2009	Update packaging name to fpBGA, add BITS functionality to general description, updated features and applications and updates to eletrical tables	
1.0.2	January 29, 2010	Added timing diagrams, microprocessor timing, and general edits.	
1.0.3	October 24, 2013	Updated Exar logo, correction to MCLKIN pin description. ECN 1348-03	

OR THE DEODING OF DE ORDER OF DE ING MENTIONE OF THE ORDER OF DE ING MENTIONE OF THE ORDER OF TH