Experience Our Connectivity. SINGLE-CHANNEL T1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR

JUNE 2006 REV. 1.0.1

#### GENERAL DESCRIPTION

The XRT83L30 is a fully integrated single-channel long-haul and short-haul line interface unit for T1(1.544Mbps)  $100\Omega$ , E1(2.048Mbps)  $75\Omega$  or  $120\Omega$  and J1  $110\Omega$  applications.

In long-haul applications the XRT83L30 accepts signals that have passed through cables from 0 feet to over 6000 feet in length and have been attenuated by 0 to 45dB at 772kHz in T1 mode or 0 to 43dB at 1024kHz in E1 mode. In T1 applications, the XRT83L30 can generate five transmit pulse shapes to meet the short-haul Digital Cross-Connect (DSX-1) template requirements as well as for Channel Service Units (CSU) Line Build Out (LBO) filters of 0dB, -7.5dB, -15dB and -22.5dB as required by FCC rules. It also provides programmable transmit pulse generator that can be used for arbitrary output pulse shaping allowing performance improvement over a wide variety of conditions.

The XRT83L30 provides both Serial Host microprocessor interface and Hardware Mode for programming and control. Both B8ZS and HDB3 encoding and decoding functions are included and can be disabled as required. On-chip crystal-less jitter attenuator with a 32 or 64 bit FIFO can be placed either in the receive or the transmit path with loop bandwidths of less than 3Hz. The XRT83L30

provides a variety of loop-back and diagnostic features as well as transmit driver short circuit detection and receive loss of signal monitoring. It supports internal impedance matching for  $75\Omega,\,100\Omega,\,110\Omega$  and  $120\Omega$  for both transmitter and receiver. For the receiver this is accomplished by internal resistors or through the combination of one single fixed value external resistor and programmable internal resistors. In the absence of the power supply, the transmit output and receive input are tri-stated allowing for redundancy applications. The chip includes an integrated programmable clock multiplier that can synthesize T1 or E1 master clocks from a variety of external clock sources.

#### **APPLICATIONS**

- T1 Digital Cross-Connects (DSX-1)
- ISDN Primary Rate Interface
- CSU/DSU E1/T1/J1 Interface
- T1/E1/J1 LAN/WAN Routers
- Public switching Systems and PBX Interfaces
- T1/E1/J1 Multiplexer and Channel Banks

# **FEATURES**

(See Page 2)

FIGURE 1. BLOCK DIAGRAM OF THE XRT83L30 T1/E1/J1 LIU (HOST MODE)





FIGURE 2. BLOCK DIAGRAM OF THE XRT83L30 T1/E1/J1 LIU (HARDWARE MODE)



#### **FEATURES**

- Fully integrated single-channel long-haul and short-haul transceiver for E1,T1 or J1 applications.
- Adaptive Receive Equalizer for cable attenuation of up to 45dB for 71 and 43dB for E1.
- Programmable Transmit Pulse Shaper for E1,T1 or J1 short-haul interfaces.
- Five fixed transmit pulse settings for T1 short-haul applications plus a fully programmable waveform generator for transmit output pulse shaping.
- Programmable Transmit Line Build-Outs (LBO) for T1 long-haul application from 0dB to -22.5dB in three 7.5dB steps.
- Tri-State transmit output and receive input capability for redundancy applications
- Selectable receiver sensitivity from 0 to 36dB or 0 to 45dB cable loss for T1 @772kHz and 0 to 43dB for E1 @1024kHz.
- High receiver interference immunity
- Receive monitor mode handles 0 to 29dB resistive attenuation along with 0 to 6dB of cable attenuation for both T1 and E1 modes.
- Supports  $75\Omega$  and  $120\Omega$  (E1),  $100\Omega$  (T1) and  $110\Omega$  (J1) applications.
- Internal and external impedance matching for  $75\Omega$ ,  $100\Omega$ ,  $110\Omega$  and  $120\Omega$ .
- Transmit return loss meets or exceeds ETSI 300 166 standard
- On-chip digital clock recovery circuit for high input jitter tolerance
- Crystal-less digital jitter attenuator with 32-bit or 64-bit FIFO Selectable either in transmit or receive path
- On-chip frequency multiplier generates T1 or E1 Master clocks from variety of external clock sources
- On-chip transmit short-circuit protection and limiting, and driver fail monitor output (DMO)




- Receive loss of signal (RLOS) output
- On-chip HDB3/B8ZS/AMI encoder/decoder
- QRSS pattern generation and detection for testing and monitoring
- Error and Bipolar Violation Insertion and Detection
- Receiver Line Attenuation Indication Output in 1dB steps
- Network Loop-Code Detection for automatic Loop-Back Activation/Deactivation
- Transmit All Ones (TAOS) and In-Band Network Loop Up and Down code generators
- Supports Analog, Remote, Digital and Dual Loop-Back Modes
- Meets or exceeds T1 and E1 short-haul and long-haul network access specifications in ITU G.703, G.775, G.736 and G.823; TR-TSY-000499; ANSI T1.403 and T1.408; ETSI 300-166 and AT&T Pub 62411
- Supports both Hardware and serial Microprocessor interface for programming
- Programmable Interrupt
- Low power dissipation
- Logic inputs accept either 3.3V or 5V levels
- Single +3.3V Supply Operation
- 64 pin TQFP package
- -40°C to +85°C Temperature Range

# ORDERING INFORMATION

PART NUMBER	PACKAGE	OPERATING TEMPERATURE RANGE					
XRT83L30IV	64 Lead TQFP (10 x 10 x 1.4mm) -40°C to +85°0						
	OBS) Fall	or in this course of the cours					



FIGURE 3. PIN OUT OF THE XRT83L30





# **TABLE OF CONTENTS**

GENERAL DESCRIPTION	1
APPLICATIONS	
FEATURES	
Figure 1. Block Diagram of the XRT83L30 T1/E1/J1 LIU (Host Mode)	
Figure 2. Block Diagram of the XRT83L30 T1/E1/J1 LIU (Hardware Mode)	1
FEATURES	
ORDERING INFORMATION	
Figure 3. Pin Out of the XRT83L30	4
TABLE OF CONTENTS	
PIN DESCRIPTIONS BY FUNCTION	
SERIAL INTERFACE	
RECEIVER	
TRANSMITTER	
JITTER ATTENUATOR	
CLOCK SYNTHESIZER	
REDUNDANCY SUPPORT 10.	
TERMINATIONS	
CONTROL FUNCTION	13
ALARM FUNCTION/OTHER	14
POWER AND GROUND	16
POWER AND GROUND	. 17
MASTER CLOCK GENERATOR	17
Figure 4. Two Input Clock Source	1
Figure 5. One Input Clock Source	1
TABLE 1: MASTER CLOCK GENERATOR	18
RECEIVER	
RECEIVER INPUT	
RECEIVE MONITOR MODE	
RECEIVER LOSS OF SIGNAL (RLOS)	19
Figure 6. Simplified Diagram of -15dB T1/E1 Short Haul Mode and RLOS Condition	
Figure 7. Simplified Diagram of -29dB T1/E1 Gain Mode and RLOS Condition	
Figure 8. Simplified Diagram of -36dB T1/E1 Long Haul Mode and RLOS Condition	
Figure 9. Simplified Diagram of Extended RLOS mode (E1 Only)	2
RECEIVE HDB3/B8ZS DECODER	2′
RECOVERED CLOCK (RCLK) SAMPLING EDGE	2′
Figure 10. Receive Clock and Output Data Timing	
JITTER ATTENUATOR	
GAPPED CLOCK (JA MUST BE ENABLED IN THE TRANSMIT PATH)	
TABLE 2: MAXIMUM GAP WIDTH FOR MULTIPLEXER/MAPPER APPLICATIONS	
ARBITRARY PULSE GENERATOR	
Figure 11. Arbitrary Pulse Segment Assignment	2
TRANSMITTER	
DIGITAL DATA FORMAT	
TRANSMIT CLOCK (TCLK) SAMPLING EDGE	23
Figure 12. Transmit Clock and Input Data Timing	
TRANSMIT HDB3/B8ZS ENCODER	
TABLE 3: EXAMPLES OF HDB3 ENCODING	
TABLE 4: EXAMPLES OF B8ZS ENCODING	
DRIVER FAILURE MONITOR (DMO)	
TRANSMIT PULSE SHAPER & LINE BUILD OUT (LBO) CIRCUIT	
TABLE 5: RECEIVE EQUALIZER CONTROL AND TRANSMIT LINE BUILD-OUT SETTINGS	
TRANSMIT AND RECEIVE TERMINATIONS	. 27

# XRT83L30



RECEIVER Internal Receive Termination Mode  TABLE 6: RECEIVE TERMINATION CONTROL  Figure 13. Simplified Diagram for the Internal Receive and Transmit Termination Mode	27 <b>27</b> <b>27</b>
Internal Receive Termination Mode	27 <b>27</b> <b>27</b>
	27
Figure 13 Simplified Diagram for the Internal Receive and Transmit Termination Mode	
rigulo foi ompiniou biugium foi ulo intornai ficocito una francimit formination modo m	
TABLE 7: RECEIVE TERMINATIONS	
Figure 14. Simplified Diagram for T1 in the External Termination Mode (RXTSEL= 0)	28
Figure 15. Simplified Diagram for E1 in External Termination Mode (RXTSEL= 0)	29
TRANSMITTER	
Transmit Termination Mode	
TABLE 8: TRANSMIT TERMINATION CONTROL	
TABLE 9: TERMINATION SELECT CONTROL	
External Transmit Termination Mode	
TABLE 10: TRANSMIT TERMINATION CONTROL	
Table 11: Transmit Terminations	
REDUNDANCY APPLICATIONS	
TYPICAL REDUNDANCY SCHEMES	
Figure 16. Simplified Block Diagram of the Transmit Section for 1:1 & 1+1 Redundancy	
Figure 17. Simplified Block Diagram - Receive Section for 1:1 and 1+1 Redundancy	
Figure 18. Simplified Block Diagram - Transmit Section for N+1 Redundancy	
Figure 19. Simplified Block Diagram - Receive Section for N+1 Redundancy	
PATTERN TRANSMIT AND DETECT FUNCTION	
TABLE 12: PATTERN TRANSMISSION CONTROL	35
TRANSMIT ALL ONES (TAOS)	
NETWORK LOOP CODE DETECTION AND TRANSMISSION	
TABLE 13: LOOP-CODE DETECTION CONTROL	
TRANSMIT AND DETECT QUASI-RANDOM SIGNAL SOURCE (TDQRSS)	
LOOP-BACK MODES	
TABLE 14: LOOP-BACK CONTROL IN HARDWARE MODE	
TABLE 15: LOOP-BACK CONTROL IN HOST MODE	38
LOCAL ANALOG LOOP-BACK (ALOOP)	38
Figure 20. Local Analog Loop-back signal flow	38
REMOTE LOOP-BACK (RLOOP)	
Figure 21. Remote Loop-back mode with jitter attenuator selected in receive path	
Figure 22. Remote Loop-back mode with jitter attenuator selected in Transmit path	
DIGITAL LOOP-BACK (DLOOP)	
Figure 23. Digital Loop-back mode with jitter attenuator selected in Transmit path	40
DUAL LOOP-BACK	40
Figure 24. Signal flow in Dual loop-back mode	40
HOST MODE SERIAL INTERFACE OPERATION	
USING THE MICROPROCESSOR SERIAL INTERFACE	
Figure 25. Microprocessor Serial Interface Data Structure	
Table 16: Microprocessor Register Address	43
Table 17: Microprocessor Register Bit Map	
Table 18: Microprocessor Register #0 bit description	45
Table 19: Microprocessor Register #1 bit description	
Table 20: Microprocessor Register #2 bit description	48
TABLE 21: MICROPROCESSOR REGISTER #3 BIT DESCRIPTION	
TABLE 22: MICROPROCESSOR REGISTER #4 BIT DESCRIPTION	52
TABLE 23: MICROPROCESSOR REGISTER #5 BIT DESCRIPTION	53
TABLE 24: MICROPROCESSOR REGISTER #6 BIT DESCRIPTION	
TABLE 25: MICROPROCESSOR REGISTER #7 BIT DESCRIPTION	
TABLE 26: MICROPROCESSOR REGISTER #8 BIT DESCRIPTION	56
TABLE 27: MICROPROCESSOR REGISTER #9 BIT DESCRIPTION	57
TABLE 28: MICROPROCESSOR REGISTER #10 BIT DESCRIPTION	
TABLE 29: MICROPROCESSOR REGISTER #11 BIT DESCRIPTION	58





TABLE 30: MICROPROCESSOR REGISTER #12 BIT DESCRIPTION	
TABLE 31: MICROPROCESSOR REGISTER #13 BIT DESCRIPTION	
TABLE 32: MICROPROCESSOR REGISTER #14 BIT DESCRIPTION	
TABLE 33: MICROPROCESSOR REGISTER #15 BIT DESCRIPTION	
TABLE 34: MICROPROCESSOR REGISTER #16 BIT DESCRIPTION	
TABLE 35: MICROPROCESSOR REGISTER #17 BIT DESCRIPTION	
TABLE 36: MICROPROCESSOR REGISTER #18 BIT DESCRIPTION	
ELECTRICAL CHARACTERISTICS	
Table 37: Absolute Maximum Ratings	
TABLE 38: DC DIGITAL INPUT AND OUTPUT ELECTRICAL CHARACTERISTICS	
TABLE 39: XRT83L30 POWER CONSUMPTION	
TABLE 40: E1 RECEIVER ELECTRICAL CHARACTERISTICS	
TABLE 41: T1 RECEIVER ELECTRICAL CHARACTERISTICS	
TABLE 42: E1 TRANSMIT RETURN LOSS REQUIREMENT	
TABLE 43: E1 TRANSMITTER ELECTRICAL CHARACTERISTICS	
TABLE 44: T1 TRANSMITTER ELECTRICAL CHARACTERISTICS	
Figure 26. ITU G.703 Pulse Template	
TABLE 45: TRANSMIT PULSE MASK SPECIFICATION	
Figure 27. DSX-1 Pulse Template (normalized amplitude)	
TABLE 46: DSX1 INTERFACE ISOLATED PULSE MASK AND CORNER POINTS	
TABLE 47: AC ELECTRICAL CHARACTERISTICS	
Figure 28. Transmit Clock and Input Data TimingFigure 29. Receive Clock and Output Data Timing	
PACKAGE DIMENSIONS	
64 LEAD THIN QUAD FLAT PACK	. 13 72
(10 x 10 x 1.4 MM TQFP)	/ა 72
(10 x 10 x 1.4 MIM TQFF)	13 72
REV. 3.00ORDERING INFORMATION	. 13 <b>7</b> 4
TABLE 48	. /4 -74
NOTES	. 14 75
NOTES	. 75
NOTES	
Con Use 1/2	
· · · · · · · · · · · · · · · · · · ·	



# PIN DESCRIPTIONS BY FUNCTION

# **SERIAL INTERFACE**

SIGNAL NAME	Pin#	Түре	DESCRIPTION
HW/HOST	20	ı	<b>Mode Control Input</b> This pin is used for selecting <b>Hardware</b> or <b>Host</b> mode to control the device. Leave this pin unconnected or tie "High" to select <b>Hardware</b> mode. For <b>Host</b> mode, this pin must be tied "Low". <b>Note:</b> Internally pulled "High" with a $50k\Omega$ resistor.
SDI	21	ا کہ	Serial Data Input In Host mode, this pin is the data input for the Serial Interface.
EQC4	0/0/	he by	Equalizer Control Input 4 Hardware mode, SEE"CONTROL FUNCTION" ON PAGE 13.
SDO	22	SOO	Serial Data Output In Host mode, this pin is the output "Read" data for the serial interface.
EQC3		and,	Equalizer Control Input 3 Hardware mode, SEE"CONTROL FUNCTION" ON PAGE 13.
SCLK	23	ı	Serial Interface Clock Input In Host mode, this clock signal is used to control data "Read" or "Write" operation for the Serial Interface. Maximum clock frequency is 20MHz.
EQC2			Equalizer Control Input 2 Hardware mode, SEE CONTROL FUNCTION" ON PAGE 13.
<del>cs</del>	24	I	Chip Select Input In Host mode, tie this pin "Low" to enable communication with the device via the Serial Interface.  Equalizer Control Input 1  Hardware mode SEE" CONTROL FUNCTION" ON PAGE 13
EQC1			Equalizer Control Input 1 Hardware mode, SEE"CONTROL FUNCTION" ON PAGE 13.
INT	25	0	Interrupt Output (active "Low") In Host mode, this pin goes "Low" to indicate an alarm condition has occurred within the device. Interrupt generation can be globally disabled by setting the GIE bit to "0" in the command control register.
EQC0		I	Equalizer Control Input 0 Hardware mode, SEE"CONTROL FUNCTION" ON PAGE 13.  Note: This pin is an open drain output and requires an external 10kΩ pullup resistor.



### **RECEIVER**

SIGNAL NAME	Pin#	Түре	DESCRIPTION
RLOS	63	0	Receiver Loss of Signal  This signal is asserted 'High' for at least one RCLK cycle to indicate loss of signal at the receive input.
RCLK	64	0	Receiver Clock Output
RNEG	1	0	Receiver Negative Data Output In dual-rail mode, this signal is the receiver negative-rail output data.
LCV	ON TO SERVICE STATE OF THE SER	9	Line Code Violation Output In single-rail mode, this signal goes 'High' for one RCLK cycle to indicate a code violation is detected in the received data. If AMI coding is selected, every bipolar violation received will cause this pin to go "High".
RPOS	200	SOOK SOOK	Receiver Positive Data Output In dual-rail mode, this signal is the receive positive-rail output data sent to the Framer.
RDATA		d War	Receiver NRZ Data Output In single-rail mode, this signal is the receive NRZ format output data sent to the Framer.
RTIP	4	ı	Receiver Differential Tip Positive Input Positive differential receive input from the line.
RRING	5	I	Receiver Differential Ring Negative Input Negative differential receive input from the line.
RXMUTE	50	ı	Receive Muting In Hardware mode, connect this pin 'High' to mute RPOS and RNEG outputs to a "Low" state upon receipt of LOS condition to prevent data chattering. Connect this pin to 'Low' to disable muting function.  Note: Internally pulled "Low" with 50kΩ resistor.
RCLKE	53	I	Receive Clock Edge In Hardware mode, with this pin set to 'High' the output receive data is updated on the falling edge of RCLK. With this pin tied 'Low', output data is updated on the rising edge of RCLK.  Note: Internally pulled "Low" with a 50kΩ resistor.



# **TRANSMITTER**

SIGNAL NAME	Pin#	Түре	DESCRIPTION
TTIP	8	0	Transmitter Tip Output Positive differential transmit output to the line.
TRING	10	0	Transmitter Ring Output Negative differential transmit output to the line.
TPOS	61	I	Transmitter Positive Data Input In dual-rail mode, this signal is the positive-rail input data for the transmitter.
TDATA	95	The	<b>Transmitter Data Input</b> In single-rail mode, this pin is used as the NRZ input data for the transmitter. <b>Note:</b> Internally pulled "Low" with a $50k\Omega$ resistor.
TNEG	62	Sheet	Transmitter Negative NRZ Data Input In dual-rail mode, this signal is the negative-rail input data for the transmitter. In single-rail mode, this pin can be left unconnected.
CODES		andn	Coding Select In Hardware mode and with single-rail mode selected, connecting this pin "Low" enables HDB3 in E1 or B8ZS in T1 encoding and decoding. Connecting this pin "High" selects AMI data format.  Note: Internally pulled "Low" with a 50kΩ resistor.
TCLK	60	ı	Transmitter Clock Input E1 rate at 2.048MHz ± 50ppm T1 rate at 1.544MHz ± 32ppm  During normal operation, both in Host mode and Hardware mode, TCLK is used for sampling input data at TPOS/TDATA and TNEG/CODES while MCLK is used as the timing reference for the transmit pulse shaping circuit.
TCLKE	57	ı	Transmit Clock Edge In Hardware mode, with this pin set to a "High", transmit input data is sampled at the rising edge of TCLK. With this pin tied "Low", input data are sampled at the falling edge of TCLK.  Note: Internally pulled "Low" with a 50kΩ resistor.
TXON	58	I	Transmitter Turn On In Hardware mode, setting this pin "High" turns on the Transmit Section. In this mode, when TXON = "0", TTIP and TRING driver outputs will be tristated.  Notes:  1. Internally pulled "Low" with a 50kΩ resistor. 2. In Hardware mode only, the receiver is turned on at power-up.

# **TRANSMITTER**

SIGNAL NAME	Pin#	Түре	DESCRIPTION				
TXTEST2 TXTEST1 TXTEST0	54 55 56	ı	Transmit Test I Transmit Test I Transmit Test I TXTEST[2:0] pin to the following	Pattern pin 1 Pattern pin 0 ns are used to	)	nd transmit test patterns according	
			TXTEST2	TXTEST1	TXTEST0	Test Pattern	
			0	0	0	Transmit Data	
			0	0	1	TAOS	
	1%		0	1	0	TLUC	
	9,	<b>Q</b>	0	1	1	TLDC	
	6	, 0	1	0	0	TDQRSS	
		PO_ 44	1	0	1	TDQRSS & INVQRSS	
	O'ATA ST	-Ox	1	1	0	TDQRSS & INSBER	
		9	1	1	1	TDQRSS & INVQRSS & INS	
			TLUC (Transmenables the Net When Network I the Automatic L (NLCDE1="1", Digital Loop-back required to the Automatic L (NLCDE1="1", Digital Loop-back required to the Network I t	it Network Letwork Loop-UL Coop-Up code de NLCDEO="1", ck automatica est.  it Network Letwork Letwork Loop-Dot Smit/Detect (estate of TX generation and andom bit sequence andom bit sequence inversion.  2 is "1" and TE ansmitted QF inversion.  2 is "1" and TE ansmitted QF inversion.  2 is "1" and TE ansmitted QF inversion.	CCLK must no coop-Up Code of "Ore is being transtection and Fair activated) if activated) if activated of the code on the code of the code on the code of the code on the code of the code	e): Activating this condition 0001" to be transmitted to the line. Insmitted, the XRT83L30 will ignore Remote Loop-back activation in order to avoid activating Remote remote terminal responds to the remote terminal respond	



### JITTER ATTENUATOR

SIGNAL NAME	Pin#	TYPE				DESCRIPTION			
JABW	46	I Jitter Attenuator Bandwidth In Hardware and E1 mode, when JABW="0" the jitter attenuator bandw is 10Hz (normal mode). Setting JABW to "1" selects a 1.5Hz Bandwidth the Jitter Attenuator and the FIFO length will be automatically set to 64 In T1 mode the Jitter Attenuator Bandwidth is always set to 3Hz, and the state of this pin has no effect on the Bandwidth. See table under JASEL below.  Note: Internally pulled "Low" with a 50kΩ resistor.  I Jitter Attenuator select pin 1							Bandwidth for set to 64 bits. Hz, and the
JASEL1 JASEL0	47 48	Thepr	Jitter Atten In Hardward jitter attenua	uator sele e mode, Ja ator in the	e <b>ct pin 0</b> ASEL0, JA transmit pa		ve path	or to disa	ed to place the able it and set able.
		Sho	JABW	JASEL1	JASEL0	JA Path	JA B	W (Hz)	FIFO Size T1/E1
		d) Co,	0	0	0	Disabled			
		1701	0 0	0	1	Transmit	3	10	32/32
		1	0	0/2	0	Receive	3	10	32/32
			0	19/	1	Receive	3	10	64/64
			70.	70	<b>×</b> 0	Disabled			
			16	0.	3	Transmit	3	1.5	32/64
			1	<sup>1</sup> 6	0	Receive	3	1.5	32/64
			1	10/	1	Receive	3	1.5	64/64
			NOTE: The	ese pins ar	e internally	pulled "Low		)kΩ resis	stors.
LOCK SYNTHE	SIZER					S. To	×	3:	
SIGNAL NAME	Pin#	TYPE				DESCRIPTION	4/	O.	

# **CLOCK SYNTHESIZER**

SIGNAL NAME	Pin#	Түре	DESCRIPTION
MCLKE1	13	I	E1 Master Clock Input
			This input signal is an independent 2.048MHz clock for E1 system with required accuracy of better than ±50ppm and a duty cycle of 40% to 60%. MCLKE1 is used in the E1 mode. Its function is to provide internal timing for the PLL clock recovery circuit, transmit pulse shaping, jitter attenuator block, reference clock during transmit all ones data and timing reference for the microprocessor in <b>Host</b> mode operation.
			MCLKE1 is also input to a programmable frequency synthesizer that under the control of the CLKSEL[2:0] inputs can be used to generate a master clock from an accurate external source. In systems that have only one master clock source available (E1 or T1), that clock should be connected to both MCLKE1 and MCLKT1 inputs for proper operation.  Notes:
			<ol> <li>See pin descriptions for pins CLKSEL[2:0].</li> <li>Internally pulled "Low" with a 50kΩ resistor.</li> </ol>

# **CLOCK SYNTHESIZER**

SIGNAL NAME	Pin#	Түре				DESCRIPT	TION		
MCLKT1	14	_	accuracy of input is us  Notes:  1. S  th	I is an indept of better the ed in the The See MCLK his pin.	ependent 1 an ±50ppr 1 mode. E1 descrip	n and duty	cycle of 4		
MCLKOUT	16	0	Synthesiz This signa or E1 rate	l is the out	put of the	Master Clo		esizer PLL w	hich is at T1
CLKSEL2 CLKSEL1 CLKSEL0	185 19	Drody dray	Clock Sel- Clock Sel- In Hardwa quency sy external ad MCLKRAT See Table In Host me PLL is con	ect input ect input ire mode, nthesizer t ccurate clo E control 5 for des	for Master for Master CLKSEL[2 hat can be ack source signal is go cription of	r Clock Sy r Clock Sy ::0] are inp e used to g according enerated fr Transmit I	rnthesizer rnthesizer ut signals generate a to the follor om the sta Equalizer (	r pin 1 r pin 0 to a program master clock owing table. ate of EQC[4 Control bits.	k from an The
			MCLKE1 (kHz)	MCLKT1 (kHz)	CLKSEL2	CLKSEL1	CLKSEL0	MCLKRATE	CLKOUT (KHz)
			2048	2048	0	-0	0	0	2048
			2048	2048	0	0	0	1	1544
			2048	1544	0	0 0	0	0	2048
			1544	1544	0	0	1	1	1544
			1544	1544	0	0	1 **	0	2048
			2048	1544	0	0 (	x 10	1	1544
			8	Х	0	1	0	0	2048
			8	Х	0	1	0	1	1544
			16	Х	0	1	1	0	2048
			16	Х	0	1	1	1	1544
			56	Х	1	0	0	0	2048
			56	Х	1	0	0	1	1544
			64	Х	1	0	1	0	2048
			64	Х	1	0	1	1	1544
			128	X	1	1	0	0	2048
			128	Х	1	1	0	1	1544
			256	Х	1	1	1	0	2048
			256	Х	1	1	1	1	1544
			NOTE: Inte	ernally pul	led "Low"	with a 50ks	$\Omega$ resistor.		



# REDUNDANCY SUPPORT

SIGNAL NAME	Pin#	ТҮРЕ	DESCRIPTION
DMO	11	0	Driver Failure Monitor This pin transitions "High" if a short circuit condition is detected in the transmit driver, or no transmit output pulse is detected for more than 128 TCLK cycles.

# **TERMINATIONS**

SIGNAL NAME	Pin#	Түре		D	ESCRIPTION	
GAUGE	49	The Pro	Twisted Pair Cable W In Hardware mode, co this pin "Low" to select Note: Internally pulle	onnect this p ct 22 and 24	in "High" to select 26 G gauge wire.	Sauge wire. Connect
TRATIO	26	and m	Transmitter Transfor In external terminatior ratio of 1:2 for the tran former ratio to 1:2.45. former ratio is perman Note: Internally pulle	n mode, setti nsmitter. A "L In the intern nently set to	ng this pin "High" sele Low" on this pin sets th al termination mode th 1:2 and the state of thi	e transmitter trans- ne transmitter trans-
RXTSEL	44	I	Receiver Termination In Hardware mode who determined only by the tion is realized by internal resistors according following table:  Note: This pin is internal in the tion is realized by internal resistors according following table:	hen this pin is e external resistors g to RXRES[  RXTSEL  0  1	esistor. When "High", the sor the combination of 1:0]. These conditions  RX Termination  External  Internal	ne receive termina- f internal and exter- are described in the
TXTSEL	45	ı	Transmit Termination In Hardware mode wh determined only by ex realized only by an int following table:	hen this pin ternal resist	or. When "High", the tra	nsmit termination is
			 	0	External	
				1	Internal	
			Note: This pin is inte	ernally pulled	"Low" with a 50k $\Omega$ res	sistor.

# **TERMINATIONS**

SIGNAL NAME	Pin#	Түре	DESCRIPTION					
TERSEL1 TERSEL0	43 42	ı	Termination Impedance Select pin 1 Termination Impedance Select pin 0 In the Hardware mode and in the Internal Termination mode (TXTSEL="1" and/or RXTSEL="1") TERSEL[1:0] control the transmit and receive termination impedance according to the following table:					
				TERS	SEL1	TERSE	EL0 Termination	
					)	0	100Ω	
				(	)	1	110Ω	
	~ 3			1	ı	0	75 Ω	
	O.	D.		1	1	1	120Ω	
	O'STA ST	d War	NOTE: TIIS	ansformer r pectively w pin is inten	atio of ith the t	1:2 and transmit ulled "Lo	ES[1:0] pins). In the internal 12:1 is required for the transiter output AC coupled to the pow" with a $50k\Omega$ resistor.	smitter and
RXRES1 RXRES0	51 52	I	Receive Ex		, ,	-	=	
	02		In <b>Hardward</b> nal fixed res	e mode, RX	(RES[1 receiv	:0] pins er acco	s selects the required value ording to the following table. ance mode by pulling RXTS	This mode
				RXRES1	RXRE	S0	RX Fixed Resistor	
				0	0	No	External Fixed Resistor	
				0	1	ツ	240Ω	
				1	0		210Ω	-
				1	1		150Ω	]
			Note: Inter	rnally pulled	d "Low"	with 50	)kΩ resistor.	



# **CONTROL FUNCTION**

	4.	_				
RESET	41	I	Hardware Reset (Active "Low") When this pin is tied "Low" for more than $10\mu s$ , the device is put in the reset state. Pulling RESET "Low" while the $\overline{ICT}$ pin is also "Low" will put the chip in factory test mode. This condition should never happen during normal operation. Note: Internally pulled "High" with a $50k\Omega$ resistor.			
SR/DR	28	The	Single-Rail/Dual-Rail Data Format In Hardware mode, connect this pin "Low" to select transmit and receive data format in dual-rail mode. In this mode, HDB3 or B8ZS encoder and decoder are not available.  Connect this pin "High" to select single-rail data format.  Note: Internally pulled "Low" with a 50kΩ resistor.			
LOOP1	29		Loop-back Control pin 1			
LOOP0	30	SX C	Loop-back Control pin 0			
		10	In Hardware mode, LOOP[1:0] pins are used to control the Loop-back func-			
		2	tions according to the following table:			
		no	LOOP1 LOOP0 MODE			
		7	0 0 Normal Mode			
			1 Local Loop-Back			
	ļ		0 Remote Loop-Bac			
			1 Digital Loop-Back			
			<b>NOTE:</b> Internally pulled "Low" with a 50 $k\Omega$ resistor.			
EQC4	21	_	Equalizer Control Input pin 4 In Hardware mode, this pin together with EQC[3:0] are used for controlling the transmit pulse shaping, transmit line build-out (LBO), receive monitoring and also to select T1, E1 or J1 modes of operation. See Table 5 for description of Transmit Equalizer Control bits.			
SDI			Serial Data Input Host mode, SEE"SERIAL INTERFACE" ON PAGE 5.			
EQC3	22	I	Equalizer Control Input pin 3			
	ļ		See EQC4/SDI description for further explanation for the usage of this pin.			
SDO		0	Serial Data Output  Host mode, SEE"SERIAL INTERFACE" ON PAGE 5.			
EQC2	23	1	Equalizer Control Input pin 2			
LQOZ	20	•	See EQC4/SDI description for further explanation for the usage of this pin.			
SCLK	ļ		Serial Interface Clock Input			
			Host mode, SEE"SERIAL INTERFACE" ON PAGE 5.			

# **CONTROL FUNCTION**

EQC1	24	I	Equalizer Control Input pin 1
<del>cs</del>			See EQC4/SDI description for further explanation for the usage of this pin.  Chip Select Input  Host mode, SEE"SERIAL INTERFACE" ON PAGE 5.
EQC0	25	ı	Equalizer Control Input pin 0
			See EQC4/SDI description for further explanation for the usage of this pin.
INT		0	Interrupt Output Host mode, SEE"SERIAL INTERFACE" ON PAGE 5.

### **ALARM FUNCTION/OTHER**

SIGNAL NAME	Pin#	Түре	DESCRIPTION
ATAOS	378	Drode a	Automatic Transmit "All Ones" Pattern In Hardware mode, a "High" level on this pin enables the automatic transmission of an "All Ones" AMI pattern from the transmitter when the receiver has detected an LOS condition. A "Low" level on this pin disables this function.  Note: This pin is internally pulled "Low" with a 50kΩ resistor.
ICT	59	May	In-Circuit Testing (active "Low")  When this pin is tied "Low", all output pins are forced to a "High" impedance state for in-circuit testing.  Pulling RESET "Low" while ICT pin is also "Low" will put the chip in factory test mode. This condition should never happen during normal operation.  Note: Internally pulled "High" with a 50kΩ resistor.
			Pulling RESET "Low" while ICT pin is also "Low" will put the chip in factory test mode. This condition should never happen during normal operation.  Note: Internally pulled "High" with a 50kΩ resistor.

REV. 1.0.1

# SINGLE-CHANNEL T1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR

# **ALARM FUNCTION/OTHER**

SIGNAL NAME	Pin#	Түре	DESCRIPTION			
NLCDE1 NLCDE0	33 34	I	Network Loop Code Detection Enable pin 1 Network Loop Code Detection Enable pin 0 NLCDE[1:0] pins are used to control the Loop-Code detection according to the following table:			
			NLCDE1	NLCDE0	Function	
			0	0	Disable Loop-Code Detection	
		<b>&gt;</b> .	0	1	Detect Loop-Up Code in Receive Data	
	0/3	70	1	0	Detect Loop-Down Code in Receive Data	
	. (	S	1	1	Automatic Loop-Code Detection	
		sheet and m	the host has the option  Setting the NLCDE1=' Code detection and R tiated, the state of the monitor the receive da detected for longer tha Back is activated and receive data for the Lo the chip stops receivin is removed when the c onds or if the Automat	amed to monectively. Whe more than 5 in to activate the content of the Loop-Ukler of the Loop-Ukler on 5 seconds, the chip is autop-Down cong the Loop-Ukler of the Loop-Ukler	1", or NLCDE1="1" and NLCDE0 itor the receive data for the Loopen the presence of the "00001" of seconds, the NLCD pin is set to the loop-back function manually.  DE0="1" enables the Automatic Leach activation mode. As this makes to "0" and the chip is prograpp-Up Code. If the "00001" patter the NLCD pin is set to "1", Remotomatically programed to monitode. The NLCD pin stays "High" of prode. The remote Loop-Back the Loop-Down code for more the detection mode is terminated.	p-Up or or "001" o "1" and Loop-ode is ini- ammed to ern is note Loop-or the even after condition
INSBPV	35	I	Insert Bipolar Violation  When this pin transitions from "0" to "1", a bipolar violation is inserted in the transmitted data stream. Bipolar violation can be inserted either in the QRSS pattern, or input data when operating in single-rail mode. The state of this pin is sampled on the rising edge of TCLK.  Note: To ensure the insertion of a bipolar violation, this pin should be reset to a "0" prior to setting to a "1".			

# **ALARM FUNCTION/OTHER**

SIGNAL NAME	Pin#	Түре	DESCRIPTION
NLCD	38	o o o o o o o o o o o o o o o o o o o	Network Loop-Code Detection Output pin  This pin operates differently in the Manual or the Automatic Network Loop-Code detection modes.  In the Manual Loop-Code detection mode (NLCDE1 ="0" and NLCDE0 ="1", or NLCDE1 ="1" and NLCDE0 ="0") this pin gets set to "1" as soon as the Loop-Up ("00001") or Loop-Down ("001") code is detected in the receive data for longer than 5 seconds. The NLCD pin stays in the "1" state for as long as the chip detects the presence of the Loop-Code in the receive data and it is reset to "0" as soon as it stops receiving it.  When the Automatic Loop-Code detection mode (NLCDE1 ="1" and NLCDE0 ="1") is initiated, the NLCD output pin is reset to "0" and the chip is programmed to monitor the receive input data for the Loop-Up Code. The NLCD pin is set to a "1" to indicate that the Network Loop Code is detected for more than 5 seconds. Simultaneously the Remote Loop-Back condition is automatically activated and the chip is programmed to monitor the receive data for the Network Loop-Down Code. The NLCD pin stays in the "1" state for as long as the Remote Loop-Back condition is in effect even if the chip stops receiving the Loop-Up Code. Remote Loop-Back is removed if the chip detects the "001" pattern for longer than 5 seconds in the receive data. Detecting the "001" pattern also results in resetting the NLCD output pin.
AISD	39	May	Alarm Indication Signal Detect Output pin  This pin is set to "1" to indicate that an All Ones Signal is detected by the receiver. The value of this pin is based on the current status of Alarm Indication Signal detector.
QRPD	40	0	Quasi-random Pattern Detection Output pin  This pin is set to "1" to indicate that the receiver is currently in synchronization with the QRSS pattern. The value of this pin is based on the current status of Quasi-random pattern detector.

# **POWER AND GROUND**

			tus of Quasi-tandom patiem defector.				
POWER AND GRO	POWER AND GROUND						
SIGNAL NAME	Pin#	ТҮРЕ	DESCRIPTION				
TAGND	7	****	Transmitter Analog Ground				
TAVDD	9	****	Transmitter Analog Positive Supply (3.3V ±5%)				
RAGND	6	****	Receiver Analog Ground				
RAVDD	3	****	Receiver Analog Positive Supply (3.3V± 5%)				
VDDPLL	12	****	Analog Positive Supply for Master Clock Synthesizer PLL (3.3V± 5%)				
GNDPLL	15	****	Analog Ground for Master Clock Synthesizer PLL				
DVDD	36	****	Digital Positive Supply (3.3V± 5%)				
AVDD	31	****	Analog Positive Supply (3.3V± 5%)				
DGND	37	****	Digital Ground				
AGND	32	****	Analog Ground				

REV. 1.0.1

#### **FUNCTIONAL DESCRIPTION**

The XRT83L30 is a fully integrated single channel long-haul and short-haul transceiver intended for T1, J1 or E1 systems. Simplified block diagrams of the device are shown in Figure 1, Host mode and Figure 2, Hardware mode. The XRT83L30 can receive signals that have been attenuated from 0 to 36dB at 772kHz (0 to 6000 feet cable loss) for T1 and from 0 to 43dB at 1024kHz for E1 systems.

In T1 applications, the XRT83L30 can generate five transmit pulse shapes to meet the short-haul Digital Crossconnect (DSX-1) template requirement as well as four CSU Line Build-Out (LBO) filters of 0dB, -7.5dB, -15dB and -22.5dB as required by FCC rules. It also provides programmable transmit output pulse generator that can be used for output pulse shaping allowing performance improvement over a wide variety of conditions. The operation and configuration of the XRT83L30 can be controlled through a serial microprocessor Host interface or, by **Hardware** control.

#### MASTER CLOCK GENERATOR

Using a variety of external clock sources, the on-chip frequency synthesizer generates the T1 (1.544MHz) or E1 (2.048MHz) master clocks necessary for the transmit pulse shaping and receive clock recovery circuit.

There are two master clock inputs MCLKE1 and MCLKT1. In systems where both T1 and E1 master clocks are available these clocks can be connected to the respective pins.

In systems that have only one master clock source available (E1 or T1), that clock should be connected to both MCLKE1 and MCLKT1 inputs for proper operation. T1 or E1 master clocks can be generated from 8kHz, 16kHz, 56kHz, 64kHz, 128kHz and 256kHz external clocks under the control of CLKSEL[2:0] inputs according to Table 1.

Note: EQC[4:0] determine the T1/E1 operating mode. See 5 for details.

FIGURE 4. TWO INPUT CLOCK SOURCE




FIGURE 5. ONE INPUT CLOCK SOURCE






TABLE	1 · M	ACTED	CLOCK	GENERATOR
IARIF	I . IVI	ASIER	Cal OLA	CIENTRAICR

MCLKE1 ĸHz	MCLKT1 ĸHz	CLKSEL2	CLKSEL1	CLKSEL0	MCLKRATE	MASTER CLOCK KHZ
2048	2048	0	0	0	0	2048
2048	2048	0	0	0	1	1544
2048	1544	0	0	0	0	2048
1544	1544	0	0	1	1	1544
1544	1544	0	0	1	0	2048
2048	1544	0	0	1	1	1544
8	Ox no	0	1	0	0	2048
8	XX	0	1	0	1	1544
16	x S	99	1	1	0	2048
16	х	Ox 0Cx	1	1	1	1544
56	x V	91 0	0	0	0	2048
56	х	3 7	0	0	1	1544
64	х	9/1	0	1	0	2048
64	х	170x	70 0 0%	1	1	1544
128	х	1 6	O CA	0	0	2048
128	х	1	0, 1 8	0,0	1	1544
256	х	1	0, 3	70	0	2048
256	х	1	1 %	701 0	1	1544

In **Host** mode the programming is achieved through the corresponding interface control bits, the state of the CLKSEL[2:0] control bits and the state of the MCLKRATE interface control bit.

### **RECEIVER**

#### RECEIVER INPUT

At the receiver input, a cable attenuated AMI signal can be coupled to the receiver through a capacitor or a 1:1 transformer. The input signal is first applied to a selective equalizer for signal conditioning. The maximum equalizer gain is up to 36dB for T1 and 43dB for E1 modes. The equalized signal is subsequently applied to a peak detector which in turn controls the equalizer settings and the data slicer. The slicer threshold for both E1 and T1 is typically set at 50% of the peak amplitude at the equalizer output. After the slicers, the digital representation of the AMI signals are applied to the clock and data recovery circuit. The recovered data subsequently goes through the jitter attenuator and decoder (if selected) for HDB3 or B8ZS decoding before being applied to the RPOS/RDATA and RNEG/LCV pins. Clock recovery is accomplished by a digital phase-locked loop (DPLL) which does not require any external components and can tolerate high levels of input jitter that meets or exceeds the ITU-G.823 and TR-TSY000499 standards.

In **Hardware** mode only, this receive channel is turned on upon power-up and is always on. In **Host** mode, the receiver can be turned on or off with the RXON bit. **SEE**"MICROPROCESSOR REGISTER #2 BIT DESCRIPTION" ON PAGE 48.

REV. 1.0.1

#### RECEIVE MONITOR MODE

In applications where Monitor mode is desired, the equalizer can be configured in a gain mode which handles input signals attenuated resistively up to 29dB, along with 0 to 6dB cable attenuation for both T1 and E1 applications, refer to Table 5 for details. This feature is available in both Hardware and Host modes.

### RECEIVER LOSS OF SIGNAL (RLOS)

For compatibility with ITU G.775 requirements, the RLOS monitoring function is implemented using both analog and digital detection schemes. If the analog RLOS condition occurs, a digital detector is activated to count for 32 consecutive zeros in E1 (4096 bits in Extended Los mode, EXLOS = "1") or 175 consecutive zeros in T1 before RLOS is asserted. RLOS is cleared when the input signal rises +3dB (built in hysteresis) above the point at which it was declared and meets 12.5% ones density of 4 ones in a 32 bit window, with no more than 16 consecutive zeros for E1. In T1 mode, RLOS is cleared when the input signal rises +3dB (built in hysteresis) above the point at which it was declared and contains 16 ones in a 128 bit window with no more than 100 consecutive zeros in the data stream. When loss of signal occurs, RLOS register indication and register status will change. If the RLOS register enable is set high (enabled), the alarm will trigger an interrupt causing the interrupt pin (INT) to go low. Once the alarm status register has been read, it will automatically reset upon read (RUR), and the INT pin will return high.

### **Analog RLOS**


# Setting the Receiver Input to -15dB T1/E1 Short Haul Mode

By setting the receiver input to 5dB T1/E1 short haul mode, the equalizer will detect the incoming amplitude and make adjustments by adding gain up to a maximum of +15dB normalizing the T1/E1 input signal.

**NOTE:** This setting refers to cable loss (frequency), not flat loss (resistive).

Once the T1/E1 input signal has been normalized to 0dB by adding the maximum gain (+15dB), the receiver will declare RLOS if the signal is attenuated by an additional 9dB. The total cable loss at RLOS declaration is typically -24dB (-15dB + -9dB). A 3dB hysteresis was designed so that transients will not trigger the RLOS to clear. Therefore, the RLOS will typically clear at a total cable attenuation of -21dB. See Figure 6 for a simplified diagram.

FIGURE 6. SIMPLIFIED DIAGRAM OF -15dB T1/E1 SHORT HAUL MODE AND RLOS CONDITION



### Setting the Receiver Input to -29dB T1/E1 Gain Mode


By setting the receiver input to -29dB T1/E1 gain mode, the equalizer will detect the incoming amplitude and make adjustments by adding gain up to a maximum of +29dB normalizing the T1/E1 input signal.

Note: This is the only setting that refers to flat loss (resistive). All other modes refer to cable loss (frequency).



Once the T1/E1 input signal has been normalized to 0dB by adding the maximum gain (+29dB), the receiver will declare RLOS if the signal is attenuated by an additional -9dB. The total cable loss at RLOS declaration is typically -38dB (-29dB + -9dB). A 3dB hysteresis was designed so that transients will not trigger the RLOS to clear. Therefore, the RLOS will typically clear at a total flat loss of -35dB. See Figure 7 for a simplified diagram.


FIGURE 7. SIMPLIFIED DIAGRAM OF -29dB T1/E1 GAIN MODE AND RLOS CONDITION



### Setting the Receiver Input to -36dB T1/E1 Long Haul Mode

By setting the receiver input to -36dB T1/E1 long haul mode, the equalizer will detect the incoming amplitude and make adjustments by adding gain up to a maximum of +36dB normalizing the T1 input signal. This setting refers to cable loss (frequency), not flat loss (resistive). Once the T1/E1 input signal has been normalized to 0dB by adding the maximum gain (+36dB), the receiver will declare RLOS if the signal is attenuated by an additional -9dB. The total cable loss at RLOS declaration is typically -45dB (-36dB + -9dB). A 3dB hysteresis was designed so that transients will not trigger the RLOS to clear. Therefore, the RLOS will typically clear at a total cable attenuation of -42dB. See Figure 8 for a simplified diagram.

FIGURE 8. SIMPLIFIED DIAGRAM OF -36dB T1/E1 LONG HAUL MODE AND RLOS CONDITION



### E1 Extended RLOS


### E1: Setting the Receiver Input to Extended RLOS

By setting the receiver input to extended RLOS, the equalizer will detect the incoming amplitude and make adjustments by adding gain up to a maximum of +43dB normalizing the E1 input signal. This setting refers to

#### SINGLE-CHANNEL T1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR REV. 1.0.1

cable loss (frequency), not flat loss (resistive). Once the E1 input signal has been normalized to 0dB by adding the maximum gain (+43dB), the receiver will declare RLOS if the signal is attenuated by an additional -9dB. The total cable loss at RLOS declaration is typically -52dB (-43dB + -9dB). A 3dB hysteresis was designed so that transients will not trigger the RLOS to clear. Therefore, the RLOS will typically clear at a total cable attenuation of -49dB. See Figure 9 for a simplified diagram.

FIGURE 9. SIMPLIFIED DIAGRAM OF EXTENDED RLOS MODE (E1 ONLY)




### RECEIVE HDB3/B8ZS DECODER

The Decoder function is available in both **Hardware** and **Host** modes by controlling the TNEG/CODE pin or the CODE interface bit. The decoder function is only active in single-rail Mode. When selected, receive data in this mode will be decoded according to HDB3 rules for E1 and B8ZS for T1 systems. Bipolar violations that do not conform to the coding scheme will be reported as Line Code Violation at the RNEG/LCV pin. The length of the LCV pulse is one RCLK cycle for each code violation. Excessive number of zeros in the receive data stream is also reported as an error at the same output pin. If AMI decoding is selected in single rail mode, every bipolar violation in the receive data stream will be reported as an error at the RNEG/LCV pin.

#### RECOVERED CLOCK (RCLK) SAMPLING EDGE

This feature is available in both **Hardware** and **Host** modes. In **Host** mode, the sampling edge of RCLK output can be changed through the interface control bit RCLKE. If a "1" is written in the RCLKE interface bit, receive data output at RPOS/RDATA and RNEG/LCV are updated on the falling edge of RCLK. Writing a "0" to the RCLKE register, updates the receive data on the rising edge of RCLK. In **Hardware** mode the same feature is available under the control of the RCLKE pin.

FIGURE 10. RECEIVE CLOCK AND OUTPUT DATA TIMING





### JITTER ATTENUATOR

To reduce phase and frequency jitter in the recovered clock, the jitter attenuator can be placed in the receive signal path. The jitter attenuator uses a data FIFO (First In First Out) with a programmable depth that can vary between 2x32 and 2x64. The jitter attenuator can also be placed in the transmit signal path or disabled altogether depending upon system requirements. The jitter attenuator, other than using the master clock as reference, requires no external components. With the jitter attenuator selected, the typical throughput delay from input to output is 16 bits for 32 bit FIFO size or 32 bits for 64 bit FIFO size. When the read and write pointers of the FIFO in the jitter attenuator are within two bits of over-flowing or under-flowing, the bandwidth of the jitter attenuator is widened to track the short term input jitter, thereby avoiding data corruption. When this situation occurs, the jitter attenuator will not attenuate input jitter until the read/write pointer's position is outside the two bits window. Under normal condition, the jitter transfer characteristic meets the narrow bandwidth requirement as specified in ITU- G.736, ITU- I.431 and AT&T Pub 62411 standards.

In T1 mode the Jitter Attenuator Bandwidth is always set to 3Hz. In E1 mode, the bandwidth can be reduced through the JABW control signal. When JABW is set "High" the bandwidth of the jitter attenuator is reduced from 10Hz to 1.5Hz. Under this condition the FIFO length is automatically set to 64 bits and the 32 bits FIFO length will not be available in this mode.

### GAPPED CLOCK (JA MUST BE ENABLED IN THE TRANSMIT PATH)

The XRT83L30 LIU is ideal for multiplexer or mapper applications where the network data crosses multiple timing domains. As the higher data rates are de-multiplexed down to T1 or E1 data, stuffing bits are removed which can leave gaps in the incoming data stream. If the jitter attenuator is enabled in the transmit path, the 32-Bit or 64-Bit FIFO is used to smooth the gapped clock into a steady T1 or E1 output. The maximum gap width is shown in Table 2.

TABLE 2: MAXIMUM GAP WIDTH FOR MULTIPLEXER/MAPPER APPLICATIONS


FIFO DEPTH	MAXIMUM GAP WIDTH
32-Bit	6 20 UI
64-Bit	50 UI

Note: If the LIU is used in a loop timing system, the jitter attenuator should be enabled in the receive path.

#### ARBITRARY PULSE GENERATOR

In T1 mode only, the arbitrary pulse generator divides the pulse into eight individual segments. Each segment is set by a 7-Bit binary word by programming the appropriate register. This allows the system designer to set the overshoot, amplitude, and undershoot for a unique line build out. The MSB (bit 7) is a sign-bit. If the sign-bit is set to "1", the segment will move in a positive direction relative to a flat line (zero) condition. If this sign-bit is set to "0", the segment will move in a negative direction relative to a flat line condition. A pulse with numbered segments is shown in Figure 11.

FIGURE 11. ARBITRARY PULSE SEGMENT ASSIGNMENT



**Note:** By default, the arbitrary segments are programmed to 0x00h. The transmitter output will result in an all zero pattern to the line.

# **TRANSMITTER**

#### DIGITAL DATA FORMAT


Both the transmitter and receiver can be configured to operate in dual or single-rail data formats. This feature is available under both <u>Hardware</u> and <u>Host</u> control modes. The dual or single-rail data format is determined by the state of the SR/DR pin in <u>Hardware</u> mode or SR/DR interface bit in the <u>Host</u> mode. In single-rail mode, transmit clock and NRZ data are applied to TCLK and TPOS/TDATA pins respectively. In single-rail and <u>Hardware</u> mode the TNEG/CODE input can be used as the CODES function. With TNEG/CODE tied "Low", HDB3 or B8ZS encoding and decoding are enabled for E1 and T1 modes respectively. With TNEG/CODE tied "High", the AMI coding scheme is selected. In both dual or single-rail modes of operations, the transmitter converts digital input data to a bipolar format before being transmitted to the line.

#### TRANSMIT CLOCK (TCLK) SAMPLING EDGE

Serial transmit data at TPOS/TDATA and TNEG/CODE are clocked into the XRT83L30 under the synchronization of TCLK. With a "0" written to the TCLKE interface bit, or by pulling the TCLKE pin "Low", input data is sampled on the falling edge of TCLK. The sampling edge is inverted with a "1" written to TCLKE interface bit, or by connecting the TCLKE pin "High".



FIGURE 12. TRANSMIT CLOCK AND INPUT DATA TIMING



# TRANSMIT HDB3/B8ZS ENCODER

The Encoder function is available in both **Hardware** and **Host** modes basis by controlling the TNEG/CODE pin or CODES interface bit. The encoder is only available in single-rail mode. In E1 mode and with HDB3 encoding selected, any sequence with four or more consecutive zeros in the input serial data from TPOS/TDATA, will be removed and replaced with 000V or B00V, where "B" indicates a pulse conforming with the bipolar rule and "V" representing a pulse violating the rule. An example of HDB3 Encoding is shown in **Table 3**. In a T1 system, an input data sequence with eight or more consecutive zeros will be removed and replaced using the B8ZS encoding rule. An example of Bipolar with 8 Zero Substitution (B8ZS) encoding scheme is shown in **Table 4**. Writing a "1" into the CODES interface bit or connecting the TNEG/CODE pin to a "High" level selects the AMI coding for both E1 or T1 systems.

TABLE 3: EXAMPLES OF HDB3 ENCODING

	NUMBER OF PULSE BEFORE NEXT 4 ZEROS	NEXT 4 BITS
Input	Con Man	0000
HDB3 (case1)	odd	000V
HDB3 (case2)	even	BOOV

TABLE 4: EXAMPLES OF B8ZS ENCODING

Case 1	PRECEDING PULSE	NEXT 8 BITS		
Input	+	00000000		
B8ZS		000VB0VB		
AMI Output	+	000+ -0- +		
Case 2				
Input	-	00000000		
B8ZS		000VB0VB		
AMI Output	-	000- +0+ -		

**DRIVER FAILURE MONITOR (DMO)** 



#### SINGLE-CHANNEL T1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR REV. 1.0.1

The driver monitor circuit is used to detect transmit driver failure by monitoring the activities at TTIP and TRING. Driver failure may be caused by a short circuit in the primary transformer or system problems at the transmit input. If the transmitter has no output for more than 128 clock cycles, the corresponding DMO pin goes "High" and remains "High" until a valid transmit pulse is detected. In **Host** mode, the failure of the transmit channel is reported in the corresponding interface bit. If the DMOIE bit is also enabled, any transition on the DMO interface bit will generate an interrupt. The driver failure monitor is supported in both **Hardware** and **Host** modes.

# TRANSMIT PULSE SHAPER & LINE BUILD OUT (LBO) CIRCUIT

The transmit pulse shaper circuit uses the high speed clock from the Master timing generator to control the shape and width of the transmitted pulse. The internal high-speed timing generator eliminates the need for a tightly controlled transmit clock (TCLK) duty cycle. With the jitter attenuator not in the transmit path, the transmit output will generate no more than 0.025Unit Interval (UI) peak-to-peak jitter. In **Hardware** mode, the state of the EQC[4:0] pins determine the transmit pulse shape. In **Host** mode transmit pulse shape can be controlled using the interface bits EQC[4:0]. The chip supports five fixed transmit pulse settings for T1 Shorthaul applications plus a fully programmable waveform generator for arbitrary transmit output pulse shapes. Transmit Line Build-Outs for T1 long-haul application are supported from 0dB to -22.5dB in three 7.5dB steps. The choice of the transmit pulse shape and LBO under the control of the interface bits are summarized in Table 5. For CSU LBO transmit pulse design information, refer to ANSI T1.403-1993 Network-to-Customer Installation specification, Annex-E.

**Note:** EQC[4:0] determine the T1/E1 operating mode of the XRT83L30. When EQC4 = "1" and EQC3 = "1", the XRT83L30 is in the E1 mode, otherwise it is in the T1/J1 mode.

TABLE 5: RECEIVE EQUALIZER CONTROL AND TRANSMIT LINE BUILD-OUT SETTINGS

EQC4	EQC3	EQC2	EQC1	EQC0	E1/T1 Mode & Receive Sensitivity	TRANSMIT LBO	CABLE	CODING
0	0	0	0	0	T1 Long Haul/36dB	0dB	100Ω/ TP	B8ZS
0	0	0	0	1	T1 Long Haul/36dB	-7.5dB	100Ω/ TP	B8ZS
0	0	0	1	0	T1 Long Haul/36dB	-15dB	100Ω/ TP	B8ZS
0	0	0	1	1	T1 Long Haul/36dB	-22.5dB	100Ω/ TP	B8ZS
					10	D 45 1	x.	
0	0	1	0	0	T1 Long Haul/45dB	OdBC*	100Ω/ TP	B8ZS
0	0	1	0	1	T1 Long Haul/45dB	-7.5dB	100Ω/ TP	B8ZS
0	0	1	1	0	T1 Long Haul/45dB	-15dB	100Ω/ TP	B8ZS
0	0	1	1	1	T1 Long Haul/45dB	-22.5dB	100Ω/ TP	B8ZS
0	1	0	0	0	T1 Short Haul/15dB	0-133 ft./ 0.6dB	100Ω/ TP	B8ZS
0	1	0	0	1	T1 Short Haul/15dB	133-266 ft./ 1.2dB	100Ω/ TP	B8ZS
0	1	0	1	0	T1 Short Haul/15dB	266-399 ft./ 1.8dB	100Ω/ TP	B8ZS
0	1	0	1	1	T1 Short Haul/15dB	399-533 ft./ 2.4dB	100Ω/ TP	B8ZS
0	1	1	0	0	T1 Short Haul/15dB	533-655 ft./ 3.0dB	100Ω/ TP	B8ZS
0	1	1	0	1	T1 Short Haul/15dB	Arbitrary Pulse	100Ω/ TP	B8ZS
							•	





# TABLE 5: RECEIVE EQUALIZER CONTROL AND TRANSMIT LINE BUILD-OUT SETTINGS

EQC4	EQC3	EQC2	EQC1	EQC0	E1/T1 MODE & RECEIVE SENSITIVITY	TRANSMIT LBO	CABLE	CODING
0	1	1	1	0	T1 Gain Mode/29dB	0-133 ft./ 0.6dB	100Ω/ TP	B8ZS
0	1	1	1	1	T1 Gain Mode/29dB	133-266 ft./ 1.2dB	100Ω/ TP	B8ZS
1	0	0	0	0	T1 Gain Mode/29dB	266-399 ft./ 1.8dB	100Ω/ TP	B8ZS
1	0	0	0	1	T1 Gain Mode/29dB	399-533 ft./ 2.4dB	100Ω/ TP	B8ZS
1	0	0	1	0	T1 Gain Mode/29dB	533-655 ft./ 3.0dB	100Ω/ TP	B8ZS
1	0	0	1	1	T1 Gain Mode/29dB	Arbitrary Pulse	100Ω/ TP	B8ZS
1	0	93.	0 0	0	T1 Gain Mode/29dB	0dB	100Ω/ TP	B8ZS
1	0	10	0	1	T1 Gain Mode/29dB	-7.5dB	100Ω/ TP	B8ZS
1	0	1	71	0	T1 Gain Mode/29dB	-15dB	100Ω/ TP	B8ZS
1	0	1	Px	4*	T1 Gain Mode/29dB	-22.5dB	100Ω/ TP	B8ZS
			201 6	6	<b>*</b>			
1	1	0	0	0)	E1 Long Haul/36dB	ITU G.703	75Ω Coax	HDB3
1	1	0	0	1	E1 Long Haul/36dB	ITU G.703	120Ω TP	HDB3
				0,1	(3)			
1	1	0	1	0	E1 Long Haul/43dB	ITU G.703	75Ω Coax	HDB3
1	1	0	1	1	E1 Long Haul/43dB	ITU G.703	120Ω TP	HDB3
					TO D	100		
1	1	1	0	0	E1 Short Haul	ITU G.703	75Ω Coax	HDB3
1	1	1	0	1	E1 Short Haul	ITU G.703	120Ω TP	HDB3
						1 10 W		
1	1	1	1	0	E1 Gain Mode	ITU G.703	75Ω Coax	HDB3
1	1	1	1	1	E1 Gain Mode	ITU G.703	120Ω TP	HDB3

SINGLE-CHANNEL T1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR REV. 1.

### TRANSMIT AND RECEIVE TERMINATIONS

The XRT83L30 is a versatile LIU that can be programmed to use one Bill of Materials (BOM) for worldwide applications for T1, J1 and E1. For specific applications the internal terminations can be disabled to allow the use of existing components and/or designs.

#### **RECEIVER**

#### INTERNAL RECEIVE TERMINATION MODE


In **Hardware** mode, RXTSEL (Pin 44) can be tied "High" to select internal termination mode or tied "Low" to select external termination mode. By default the XRT83L30 is set for external termination mode at power up or at **Hardware** reset.

**TABLE 6: RECEIVE TERMINATION CONTROL** 

	RXTSEL	RX TERMINATION
5	0	EXTERNAL
*	D/C 1	INTERNAL

In **Host** mode, bit 7 in the appropriate register, (Table 20, "Microprocessor Register #1, Bit Description," on page 47), is set "High" to select the internal termination mode for the receive channel.

FIGURE 13. SIMPLIFIED DIAGRAM FOR THE INTERNAL RECEIVE AND TRANSMIT TERMINATION MODE



If the internal termination mode (RXTSEL = "1") is selected, the effective impedance for E1, T1 or J1 can be achieved either with an internal resistor or a combination of internal and external resistors as shown in Table 7.



**TABLE 7: RECEIVE TERMINATIONS** 

RXTSEL	TERSEL1	TERSEL0	RXRES1	RXRES0	R <sub>ext</sub>	R <sub>int</sub>	Mode
0	х	х	Х	х	R <sub>ext</sub>	8	T1/E1/J1
1	0	0	0	0	$\infty$	100Ω	T1
1	0	1	0	0	$\infty$	110Ω	J1
1	1	0	0	0	$\infty$	75Ω	E1
1	1	1	0	0	$\infty$	120Ω	E1
1	0	0	0	1	240Ω	172Ω	T1
1	90%	<b>7</b> 0 1	0	1	240Ω	204Ω	J1
1	1	9	0	1	240Ω	108Ω	E1
1	1	1 9/	0	1	240Ω	240Ω	E1
1	0	0 *	C/2 1	0	210Ω	192Ω	T1
1	0	1701 PM	94	0	210Ω	232Ω	J1
1	1	0	10100	0	210Ω	116Ω	E1
1	1	1 %	10	0	210Ω	280Ω	E1
1	0	0	0,1		150Ω	300Ω	T1
1	0	1	Po	61 0	150Ω	412Ω	J1
1	1	0	1 %	a din	150Ω	150Ω	E1
1	1	1	1	0,10	150Ω	600Ω	E1

Figure 14 is a simplified diagram for T1 (100 $\Omega$ ) in the external receive termination mode. Figure 15 is a simplified diagram for E1 (75 $\Omega$ ) in the external receive termination mode.

FIGURE 14. SIMPLIFIED DIAGRAM FOR T1 IN THE EXTERNAL TERMINATION MODE (RXTSEL= 0)





FIGURE 15. SIMPLIFIED DIAGRAM FOR E1 IN EXTERNAL TERMINATION MODE (RXTSEL= 0)



#### **TRANSMITTER**

#### TRANSMIT TERMINATION MODE

In **Hardware** mode, TXTSEL (Pin 45) can be tied "High" to select internal termination mode or tied "Low" for external termination. In **Host** mode, bit 6 in the appropriate register is set "High" to select the internal termination mode for the transmit channel, see **Table 19**, "Microprocessor Register #1 bit description," on page 46.

TABLE 8: TRANSMIT TERMINATION CONTROL

TXTSEL	TX TERMINATIONS	Tx Transformer Ratio
0	EXTERNAL	1:2.45
1	INTERNAL	1:2

For internal termination, the transformer turns ratio is always 1:2. In internal mode, no external resistors are used. An external capacitor of  $0.68\mu F$  is used for proper operation of the internal termination circuitry, see Figure 13.

TABLE 9: TERMINATION SELECT CONTROL

TERSEL1	TERSEL0	TERMINATION
0	0	100Ω
0	1	110Ω
1	0	75Ω
1	1	120Ω

#### **EXTERNAL TRANSMIT TERMINATION MODE**

By default the XRT83L30 is set for external termination mode at power up or at Hardware reset.

When external transmit termination mode is selected, the internal termination circuitry is disabled. The value of the external resistors is chosen for a specific application according to the turns ratio selected by TRATIO (Pin 26) in **Hardware** mode or bit 0 in the appropriate register in **Host** mode, see **Table 10** and **Table 21**, "**Microprocessor Register #3 bit description**," on page 50. Figure 14 is a simplified block diagram for T1 (100 $\Omega$ ) in the external termination mode. Figure 15 is a simplified block diagram for E1 (75 $\Omega$ ) in the external termination mode.



TABLE 10: TRANSMIT TERMINATION CONTROL

TRATIO	TURNS RATIO
0	1:2
1	1:2.45

Table 11 summarizes the transmit terminations.

**TABLE 11: TRANSMIT TERMINATIONS** 

	TERSEL1	TERSEL0	TXTSEL	TRATIO	$R_{int}\Omega$	n	$R_{ext}\Omega$	C <sub>ext</sub>		
		<i>&gt;</i> 2	0=EXTERNAL		SET BY CONTROL	n, R <sub>ext</sub> , AND C	ext ARE SUG	GESTED		
	%	70	1=INTERNAL		BITS	SE	TTINGS			
-4	0	0	0	0	0Ω	2.45	3.1Ω	0		
T1 100 Ω	0	0 0	0	1	Ω0	2	3.1Ω	0		
	0	0	01	X	25Ω	2	0Ω	0.68μF		
		77	, %	1000						
	0	1	0 0	0	0Ω	2.45	3.1Ω	0		
J1 110 Ω	0	1	<b>0</b> ×		0Ω	2	3.1Ω	0		
	0	1	1 0	x 6	27.5Ω	2	0Ω	0.68μF		
				10/	D. The					
<b>-</b> 4	1	0	0	0	$0\Omega$	2.45	6.2Ω	0		
<b>E1</b> <b>75</b> Ω	1	0	0	1	$\Omega$ 0	2	9.1Ω	0		
	1	0	1	Х	18.75Ω		Ω0	0.68μF		
					9)					
F4	1	1	0	0	0Ω	2.45	6.2Ω	0		
<b>E1</b> <b>120</b> Ω	1	1	0	1	0Ω	2	9.1Ω	0		
	1	1	1	Х	30Ω	2	Ω0	0.68μF		

### **REDUNDANCY APPLICATIONS**

Telecommunication system design requires signal integrity and reliability. When a T1/E1 primary line card has a failure, it must be swapped with a backup line card while maintaining connectivity to a backplane without losing data. System designers can achieve this by implementing common redundancy schemes with the XRT83L30 Line Interface Unit (LIU). The XRT83L30 offers features that are tailored to redundancy applications while reducing the number of components and providing system designers with solid reference designs. These features allow system designers to implement redundancy applications that ensure reliability. The Internal Impedance mode eliminates the need for external relays when using the 1:1 and 1+1 redundancy schemes.

### **XRT83L30**



#### SINGLE-CHANNEL T1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR REV. 1.0.1

### PROGRAMMING CONSIDERATIONS

In many applications switching the control of the transmitter outputs and the receiver line impedance to **hardware** control will provide faster transmitter ON/OFF switching.

In **Host** Mode, there are two bits in register 18 (12H) that control the transmitter outputs and the Rx line impedance select, TXONCNTL (Bit 5) and TERCNTL (Bit 4).

Setting bit-5 (TXONCNTL) to a "1" transfers the control of the Transmit On/Off function to the TXON **Hardware** control pin (pin 58).

Setting bit-4 (TERCNTL) to a "1" transfers the control of the Rx line impedance select (RXTSEL) to the RXTSEL **Hardware** control pin (pin 44).

Either mode works well with redundancy applications. The user can determine which mode has the fastest switching time for a unique application.

### TYPICAL REDUNDANCY SCHEMES

- ·1:1 One backup card for every primary card (Facility Protection)
- ·1+1 One backup card for every primary card (Line Protection)
- ·N+1One backup card for N primary cards

#### 1:1 REDUNDANCY

A 1:1 facility protection redundancy scheme has one backup card for every primary card. When using 1:1 redundancy, the backup card has its transmitters tri-stated and its receivers in high impedance. This eliminates the need for external relays and provides one bill of materials for all interface modes of operation. The transmit and receive sections of the LIU device are described separately.

#### 1+1 REDUNDANCY

A 1+1 line protection redundancy scheme has one backup card for every primary card, and the receivers on the backup card are monitoring the receiver inputs. Therefore, the receivers on both cards need to be active. The transmit outputs require no external resistors. The transmit and receive sections of the LIU device are described separately.


#### TRANSMIT 1:1 & 1+1 REDUNDANCY

For 1:1 and 1+1 redundancy, the transmitters on the primary and backup card should be programmed for Internal Impedance mode. The transmitters on the backup card should be tri-stated. Select the appropriate impedance for the desired mode of operation, T1/E1/J1. A 0.68uF capacitor is used in series with TTIP for blocking DC bias. See Figure 16 for a simplified block diagram of the transmit section for 1:1 and 1+1 redundancy scheme.

**Note:** For simplification, the over voltage protection circuitry was omitted.



FIGURE 16. SIMPLIFIED BLOCK DIAGRAM OF THE TRANSMIT SECTION FOR 1:1 & 1+1 REDUNDANCY



### RECEIVE 1:1 & 1+1 REDUNDANCY

For 1:1 and 1+1 redundancy, the receivers on the primary card should be programmed for Internal Impedance mode. The receivers on the backup card should be programmed for External Impedance mode. Since there is no external resistor in the circuit, the receivers on the backup card will be high impedance. This key design feature eliminates the need for relays and provides one bill of materials for all interface modes of operation. Select the impedance for the desired mode of operation, T1/E1/J1. To swap the primary card, set the backup card to Internal Impedance mode, then the primary card to External Impedance mode. See Figure 17 for a simplified block diagram of the receive section for a 1:1 and 1+1 redundancy scheme.

NOTE: For simplification, the over voltage protection circuitry was omitted.

Primary Card XRT83L30

Primary Card XRT83L30

RxTSEL=1, Internal

Rx

RxTSEL=0, External

FIGURE 17. SIMPLIFIED BLOCK DIAGRAM - RECEIVE SECTION FOR 1:1 AND 1+1 REDUNDANCY

**N+1 REDUNDANCY** 

DEV 101

N+1 redundancy has one backup card for N primary cards. Due to impedance mismatch and signal contention, external relays are necessary when using this redundancy scheme. The advantage of relays is that they create complete isolation between the primary cards and the backup card. This allows all transmitters and receivers on the primary cards to be configured in internal impedance mode, providing one bill of materials for all interface modes of operation. The transmit and receive sections of the XRT83L30 are described separately.

#### **TRANSMIT**

For N+1 redundancy, the transmitters on all cards should be programmed for internal impedance mode providing one bill of materials for T1/E1/J1. The transmitters on the backup card do not have to be tri-stated. To swap the primary card, close the desired relays, and tri-state the transmitters on the failed primary card. A 0.68µF capacitor is used in series with TTIP for blocking DC bias. See Figure 18 for a simplified block diagram of the transmit section for an N+1 redundancy scheme.

**NOTE:** For simplification, the over voltage protection circuitry was omitted.

Backplane Interface Line Interface Card XRT83L30 **Primary Card** 1:2 0.68μF T1/E1 Line Primary Card XRT83L30 1:2 0.68μ**೯** T1/E1 Line TxTSEL=1, Internal XRT83L30 Primary Card -0.68μF T1/E1 Line TxTSEL=1, Internal Backup Card XRT83L30

0.68μF

TxTSEL=1. Interna

FIGURE 18. SIMPLIFIED BLOCK DIAGRAM - TRANSMIT SECTION FOR N+1 REDUNDANCY




# REV. 1.0.1 RECEIVE

For N+1 redundancy, the receivers on the primary cards should be programmed for internal impedance mode. The receivers on the backup card should be programmed for external impedance mode. Since there is no external resistor in the circuit, the receivers on the backup card will be high impedance. Select the impedance for the desired mode of operation, T1/E1/J1. To swap the primary card, set the backup card to internal impedance mode, then the primary card to external impedance mode. See Figure 19. for a simplified block diagram of the receive section for a N+1 redundancy scheme.

**NOTE:** For simplification, the over voltage protection circuitry was omitted.

FIGURE 19. SIMPLIFIED BLOCK DIAGRAM - RECEIVE SECTION FOR N+1 REDUNDANCY



#### PATTERN TRANSMIT AND DETECT FUNCTION

Several test and diagnostic patterns can be generated and detected by the chip. In **Hardware** mode the channel can be programmed to transmit an All Ones pattern by applying a "High" level to the corresponding TAOS pin. In **Host** mode, the three interface bits TXTEST[2:0] control the pattern generation and detection according to **Table 12**.

TXTEST1 TXTEST2 TXTEST0 **TEST PATTERN** 0 0 0 Transmit Data 0 1 **TAOS** 0 1 0 TLUC 0 0 1 1 TLDC 0 0 **TDQRSS** TDQRSS & INVQRSS 1 0 1 TDQRSS & INSBER 1 TDQRSS & INVQRSS & INSBER

TABLE 12: PATTERN TRANSMISSION CONTROL

#### TRANSMIT ALL ONES (TAOS)

This feature is available in both **Hardware** and **Host** modes. When the **Hardware** pins or interface bits TXTEST2="0", TXTEST1="0" and TXTEST0="1", the transmitter ignores input from TPOS/TDATA and TNEG pins and sends a continuous AMI encoded all ones signal to the line using TCLK clock as the reference. When TCLK is not available, MCLK is used. In addition, when the **Hardware** pin or the interface bit ATAOS is activated, the chip will automatically transmit the AII Ones data when the receiver detects an RLOS condition. The operation of this feature requires that TCLK not be tied "Low".

#### NETWORK LOOP CODE DETECTION AND TRANSMISSION

This feature is available in both **Hardware** and **Host** modes. When the **Hardware** pins or interface bits TXTEST2="0", TXTEST1="1" and TXTEST0="0" the chip is enabled to transmit the "00001" Network Loop-Up Code from a request for a loop-back condition from the remote terminal. Simultaneously setting the interface bits NLCDE1="0" and NLCDE0="1" enables the Network Loop-Up code detection in the receiver. If the "00001" Network Loop-Up code is detected in the receive data for longer than 5 seconds, the NLCD bit in the interface register is set indicating that the remote terminal has activated remote Loop-back and the chip is receiving its own transmitted data. When Network Loop-Up code is being transmitted the XRT83L30 will ignore the Automatic Loop-Code detection and Remote Loop-back activation (NLCDE1="1", NLCDE0="1", if activated) in order to avoid activating Remote Digital Loop-back automatically when the remote terminal responds to the Loop-back request.

When TXTEST2="0", TXTEST1="1" and TXTEST0="1" the chip is enabled to transmit the Network Loop-Down Code "001" from the transmitter requesting the remote terminal the removal of the Loop-Back condition. In both **Hardware** and **Host** modes the receiver is capable of monitoring the contents of the receive data for the presence of Loop-Up or Loop-Down code from the remote terminal. The **Hardware** pins or interface bits

NLCDE[1:0] control the Loop-Code detection according to Table 13.

TABLE 13: LOOP-CODE DETECTION CONTROL

NLCDE1	NLCDE0	CONDITION
0	0	Disable Loop-Code Detection
0	1	Detect Loop-Up Code in Receive Data
1	0	Detect Loop-Down Code in Receive Data
1	1	Automatic Loop-Code detection and Remote Loop-Back Activation

Setting the **Hardware** pins or interface bits NLCDE1="0" and NLCDE0="1" activates the detection of the Loop-Up code in the receive data. If the "00001" Network Loop-Up code is detected in the receive data for longer than 5 seconds the NLCD interface bit is set to "1" and stays in this state for as long as the receiver continues to receive the Network Loop-Up Code. In this mode if the NLCD interrupt is enabled, the chip will initiate an interrupt on every transition of NLCD. The host has the option to ignore the request from the remote terminal, or to respond to the request and manually activate Remote Loop-Back. The host can subsequently activate the detection of the Loop-Down Code by setting NLCDE1="1" and NLCDE0="0". In this case, receiving the "001" Loop-Down Code for longer than 5 seconds will set the NLCD bit to "1" and if the NLCD interrupt is enabled, the chip will initiate an interrupt on every transition of NLCD. The host can respond to the request from the remote terminal and remove Loop-Back condition. In the manual Network Loop-Up (NLCDE1="0" and NLCDE0="1") and Loop-Down (NLCDE1="1" and NLCDE0="0") Code detection modes, the NLCD pin or interface bit will be set to "1" upon receiving the corresponding code in excess of 5 seconds in the receive data. In **Host** mode the chip will initiate an interrupt any time the status of the NLCD bit changes and the Network Loop-code interrupt is enabled.

Setting the Hardware pins or interface bits NLCDE1="1" and NLCDE0="1" enables the automatic Loop-Code detection and Remote Loop-Back activation mode if TXTEST[2:0] is NOT equal to "110". As this mode is initiated, the state of the NLCD pin or interface bit is reset to "0" and the chip is programmed to monitor the receive input data for the Loop-Up Code. If the "00001" Network Loop-Up Code is detected in the receive data for longer than 5 seconds in addition to setting the NLCD pin or interface bit, Remote loop-back is automatically activated. The chip stays in remote loop-back even if it stops receiving the "00001" pattern. After the chip detects the Loop-Up code, sets the NLCD pin (bit) and enters Remote loop-back, it automatically starts monitoring the receive data for the Loop-Down code. In this mode however, the NLCD pin (bit) stays set even if the receiver stops receiving the Loop-Up code, which is an indication to the host that the Remote loopback is still in effect. Remote loop-back is removed if the chip detects the "001" Loop-Down code for longer than 5 seconds. Detecting the "001" code also results in resetting the NLCD pin (bit) and initiating an interrupt. The Remote loop-back can also be removed by taking the chip out of the Automatic detection mode by programming it to operate in a different state. The chip will not respond to remote loop-back request if an Analog loop-back is activated locally. When programmed in Automatic detection mode the NLCD pin (bit) stays "High" for the whole time the Remote loop-back is activated and in the Host mode it initiates an interrupt any time the status of the NLCD bit changes provided the Network Loop-code interrupt is enabled.

#### TRANSMIT AND DETECT QUASI-RANDOM SIGNAL SOURCE (TDQRSS)

The XRT83L30 includes a QRSS pattern generation and detection block for diagnostic purposes that can be activated only in the **Host** mode by setting the interface bits TXTEST2="1", TXTEST1="0" and TXTEST0="0". For T1 systems, the QRSS pattern is a 2<sup>20</sup>-1pseudo-random bit sequence (PRBS) with no more than 14 consecutive zeros. For E1 systems, the QRSS pattern is 2<sup>15</sup>-1 PRBS with an inverted output. With QRSS and Analog Local Loop-Back enabled simultaneously, and by monitoring the status of the QRPD interface bit, all main functional blocks within the transceiver can be verified.

When the receiver achieves QRSS synchronization with fewer than 4 errors in a 128 bits window, QRPD changes from "Low" to "High". After pattern synchronization, any bit error will cause QRPD to go "Low" for one clock cycle. If the QRPDIE bit is enabled, any transition on the QRPD bit will generate an interrupt.

#### **XRT83L30**



SINGLE-CHANNEL T1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR REV. 1.0.1

With TDQRSS activated, a bit error can be inserted in the transmitted QRSS pattern by transitioning the INSBER interface bit from "0" to "1". Bipolar violation can also be inserted either in the QRSS pattern, or input data when operating in the single-rail mode by transitioning the INSBPV interface bit from "0" to "1". The state of INSBER and INSBPV bits are sampled on the rising edge of the TCLK. To insure the insertion of the bit error or bipolar violation, a "0" should be written in these bit locations before writing a "1".

data sheet are (or products) mentioned in this ordered (obs) actured



#### **LOOP-BACK MODES**

The XRT83L30 supports several Loop-Back modes under both **Hardware** and **Host** control. In **Hardware** mode the two LOOP[1:0] pins control the Loop-Back functions according to **Table 14**.

TABLE 14: LOOP-BACK CONTROL IN HARDWARE MODE

LOOP1	LOOP0	LOOP-BACK MODE
0	0	None
0	1	Analog
1	0	Remote
1	1	Digital

In **Host** mode the Loop-Back functions are controlled by the three LOOP[2:0] interface bits. The LIU can be programmed according to Table 15.


TABLE 15: LOOP-BACK CONTROL IN HOST MODE

LOOP2	LOOP1	LOOP0	LOOP-BACK MODE
<b>60</b> %	X	Х	None
0/1	0	0	Dual
Po	00	1	Analog
1	100	0	Remote
1	0×1, 3	0, 10	Digital

#### LOCAL ANALOG LOOP-BACK (ALOOP)

With Local Analog Loop-Back activated, the transmit data at TTIP and TRING are looped-back to the analog input of the receiver. External inputs at RTIP/RRING in this mode are ignored while valid transmit data continues to be sent to the line. Local Analog Loop-Back exercises most of the functional blocks of the XRT83L30 including the jitter attenuator which can be selected in either the transmit or receive paths. Local Analog Loop-Back is shown in Figure 20.

FIGURE 20. LOCAL ANALOG LOOP-BACK SIGNAL FLOW




In this mode, the jitter attenuator (if selected) can be placed in the transmit or receive path.

#### REV. 1.0.1

#### REMOTE LOOP-BACK (RLOOP)


With Remote Loop-Back activated, receive data after the jitter attenuator (if selected in the receive path) is looped back to the transmit path using RCLK as transmit timing. In this mode transmit clock and data are ignored, while RCLK and receive data will continue to be available at their respective output pins. Remote Loop-Back with jitter attenuator selected in the receive path is shown in Figure 21.

FIGURE 21. REMOTE LOOP-BACK MODE WITH JITTER ATTENUATOR SELECTED IN RECEIVE PATH



In the Remote Loop-Back mode if the litter attenuator is selected in the transmit path, the receive data from the Clock and Data Recovery block is looped back to the transmit path and is applied to the jitter attenuator using RCLK as transmit timing. In this mode the transmit clock and data are also ignored, while RCLK and received data will continue to be available at their respective output pins. Remote Loop-Back with the jitter attenuator selected in the transmit path is shown in Figur

FIGURE 22. REMOTE LOOP-BACK MODE WITH JITTER ATTENUATOR SELECTED IN TRANSMIT PATH






#### DIGITAL LOOP-BACK (DLOOP)

Digital Loop-Back or Local Loop-Back allows the transmit clock and data to be looped back to the corresponding receiver output pins through the encoder/decoder and jitter attenuator. In this mode, receive data and clock are ignored, but the transmit data will be sent to the line uninterrupted. This loop back feature allows users to configure the line interface as a pure jitter attenuator. The Digital Loop-Back signal flow is shown in Figure 23.


FIGURE 23. DIGITAL LOOP-BACK MODE WITH JITTER ATTENUATOR SELECTED IN TRANSMIT PATH



#### **DUAL LOOP-BACK**

Figure 24 depicts the data flow in dual-loopback. In this mode, selecting the jitter attenuator in the transmit path will have the same result as placing the jitter attenuator in the receive path. In dual Loop-Back mode the recovered clock and data from the line are looped back through the transmitter to the TTIP and TRING without passing through the jitter attenuator. The transmit clock and data are looped back through the jitter attenuator to the RCLK and RPOS/RDATA and RNEG pins.

FIGURE 24. SIGNAL FLOW IN DUAL LOOP-BACK MODE



#### **XRT83L30**



SINGLE-CHANNEL T1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR REV. 1.0.1

#### HOST MODE SERIAL INTERFACE OPERATION

XRT83L30 has a simple four wire Serial Interface that is compatible with many of the microcontrollers available in the market. The Host mode operation is enabled by connecting pin 20 (HW/HOST) to a "Low". The Serial Interface provides a total of 32 "Read/Write" 8-bit registers that consists of the following signals:

CS Chip Select (Active "Low")

SCLK Serial Clock

SDI Serial Data Input SDO Serial Data Output

#### USING THE MICROPROCESSOR SERIAL INTERFACE

The following instructions for using the Microprocessor Serial Interface are best understood by referring to the diagram in Figure 25.

In order to use the Serial interface, a clock signal must be applied to the SCLK input pin. The maximum SCLK clock frequency is 20MHZ A Read or Write operation can then be initiated by asserting the active-low Chip ect (CS) Inp.
ge of the SCLK. C...
specified through the Se...
the rising edge of SCLK.The func.

3it 1: R/W (Read/Write) Bit

This bit is clocked into the SDI input on the first rising equindicates whether the current operation is a "Read" or a "Wince whereas a "0" specifies a "Write" operation. Select (CS) input pin. For proper operation the CS must be asserted "Low" at least 50ns prior to the first rising edge of the SCLK. Once the CS pin has been asserted, the Read/Write Operation and the target register can be specified through the Serial Interface by writing eight serial bits into the SDI input. Each bit will be clocked

This bit is clocked into the SDI input on the first rising edge of the SCLK after CS has been asserted. This bit indicates whether the current operation is a "Read" or a "Write". A "1" in this bit specifies a Read operation,

#### Bit 2 through 6:The five (5) Address Values (labeled A0, A1, A2, A3 and A4)

The next five rising edges of the SCLK signal, clock in the 5-bit address value for the Read or Write operation. These five bits define the register address within XRT83L30 that the user has selected to read data from or write data to. The address bits must be supplied to the SDI input in ascending order with LSB (Least Significant Bit) first.

#### Bit 7: (A5)

The next bit A5 must be set to "0" as shown in Figure 25.

#### Bit 8: (A6)

The value of A6 is a "don't care".

Once the first eight bits have been written into the Serial interface, the subsequent action depends on the whether the current operation is a "Read" or "Write" instruction.

#### **Read Operation**

With the last address bit "A4" written into the SDI input, the "Read" operation will proceed through an idle period lasting two SCLK periods. On the rising edge of the 9th SCLK the serial data output (SDO) becomes active (see Figure 25). At this point the user can begin reading the 8-bit data (D0 through D7) stored in the interface register at address [A4,A3,A2,A1,A0], in ascending order (LSB first), on the falling edge of SCLK.

#### **Write Operation**

With the last address bit (A4) written into the SDI input, the "Write" operation will proceed through an idle period lasting two SCLK periods. Prior to the rising edge of the 9th SCLK, the user must begin to apply the eight bit data word to the SDI input. The Serial Interface will latch this data on the rising edge of SCLK. The serial data (D0 through D7) should enter the SDI input in ascending order with the LSB first.

#### **Serial Interface Register Description**

The serial Interface consists of 32 8-bit register locations. The Microprocessor register address map and Bit map are described in Table 16 and Table 17 respectively. The function of the individual bits are described in Table 18 through Table 36.

FIGURE 25. MICROPROCESSOR SERIAL INTERFACE DATA STRUCTURE






TABLE 16: MICROPROCESSOR REGISTER ADDRESS

REGISTER NUMBER	REGISTE	R ADDRESS	Function
REGISTER NOWIBER	HEX	BINARY	I UNCTION
0 - 18	0x00 - 0x12	00000 - 10010	Command and Control Registers
19 - 21	0x13 - 0x15	10011 - 10101	Reserved
22 - 29	0x16 - 0x1D	10110 - 11101	R/W registers reserved for testing purpose
30	0x1E	11110	Device "ID"
31	0x1F	11111	Device "Revision ID"

### TABLE 17: MICROPROCESSOR REGISTER BIT MAP

	TABLE 17. IMIONOL ROCESSON REGISTER BIT MIAI									
REG. #	Address	REG. Type	Вп 7	Віт 6	Віт 5	Віт 4	Віт 3	Віт 2	Віт 1	Віт 0
Control R	egisters		~~~	2 7/0	•					
0	00000 Hex 0x00	R/W	Reserved	Reserved	Reserved	EQC4	EQC3	EQC2	EQC1	EQC0
1	00001 Hex 0x01	R/W	RXTSEL	TXTSEL	TERSEL1	TERSEL0	JASEL1	JASEL0	JABW	FIFOS
2	00010 Hex 0x02	R/W	RXON	TXTEST2	TXTEST1	TXTEST0	TXON	LOOP2	LOOP1	LOOP0
3	00011 Hex 0x03	R/W	NLCDE1	NLCDE0	CODES	RXRES1	RXRES0	INSBPV	Reserved	TRATIO
4	00100 Hex 0x04	R/W	GIE	DMOIE	FLSIE	LCVIE	NLCDIE	AISDIE	RLOSIE	QRPDIE
5	00101 Hex 0x05	RO	Reserved	DMO	FLS	LCV	NLCD	AISD	RLOS	QRPD
6	00110 Hex 0x06	RUR	Reserved	DMOIS	FLSIS	LCVIS	NLCDIS	AISDIS	RLOSIS	QRPDIS
7	00111 Hex 0x07	RO	Reserved	Reserved	CLOS5	CLOS4	cLos3	CLOS2	CLOS1	CLOS0
8	01000 Hex 0x08	R/W	Х	B6S1	B5S1	B4S1	B3S1	B2S1	B1S1	B0S1
9	01001 Hex 0x09	R/W	Х	B6S2	B5S2	B4S2	B3S2	B2S2	B1S2	B0S2
10	01010 Hex 0x0A	R/W	Х	B6S3	B5S3	B4S3	B3S3	B2S3	B1S3	B0S3
11	01011 Hex 0x0B	R/W	Х	B6S4	B5S4	B4S4	B3S4	B2S4	B1S4	B0S4
12	01100 Hex 0x0C	R/W	Х	B6S5	B5S5	B4S5	B3S5	B2S5	B1S5	B0S5
13	01101 Hex 0x0D	R/W	Х	B6S6	B5S6	B4S6	B3S6	B2S6	B1S6	B0S6
14	01110 Hex 0x0E	R/W	Х	B6S7	B5S7	B4S7	B3S7	B2S7	B1S7	B0S7

#### TABLE 17: MICROPROCESSOR REGISTER BIT MAP

			1		T	ı	T	T	ì	ı
REG. #	ADDRESS	REG. Type	Віт 7	Віт 6	Віт 5	Віт 4	Віт 3	Віт 2	Віт 1	Віт 0
15	01111 Hex 0x0F	R/W	Х	B6S8	B5S8	B4S8	B3S8	B2\$8	B1S8	B0S8
16	10000 Hex 0x10	R/W	SR/DR	ATAOS	RCLKE	TCLKE	DATAP	Reserved	Reserved	SRESET
17	10001 Hex 0x11	R/W	Reserved	CLKSEL2	CLKSEL1	CLKSEL0	MCLKRATE	RXMUTE	EXLOS	ICT
18	10010 Hex 0x12	R/W	GAUGE1	GAUGE0	TXONCNTL	TERCNTL	SL_1	SL_0	EQG_1	EQG_0
			Reset = 0	Reset = 0	Reset = 0	Reset = 0	Reset = 0	Reset = 0	Reset = 0	Reset = 0
Unused F	Registers	0/	70							
19	10011 Hex 0x13	R/W	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved
20	10100 Hex 0x14	R/W	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved
21	10101 Hex 0x15	R/W	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved
Test Reg	isters			S/ 10	6 %		•	•	•	
22	10110 Hex 0x16	R/W	Test byte 0	70%	noon	35				
23	10111 Hex 0x17	R/W	Test byte 1	•	0,0	er nen	)			
24	11000 Hex 0x18	R/W	Test byte 2		O.	0 0	Tono			
25	11001 Hex 0x19	R/W	Test byte 3			(O)	TUFE II	,		
26	11010 Hex 0x1A	R/W	Test byte 4			3	) CIU	nis		
27	11011 Hex 0x1B	R/W	Test byte 5					CO.		
28	11100 Hex 0x1C	R/W	Test byte 6							
29	11101 Hex 0x1D	R/W	Test byte 7							
ID Regist	ers		•							
30	11110 Hex 0x1E		DEVICE ID =	→ F9						
31	11111 Hex 0x1F		DEVICE "Rev	ision ID"						



TABLE 18: MICROPROCESSOR REGISTER #0 BIT DESCRIPTION

REGISTER ADDRESS 00000	N	Function	REGISTER TYPE	RESET VALUE
Віт #	NAME			
D7	Reserved		R/W	0
D6	Reserved		R/W	0
D5	Reserved		R/W	0
D4	EQC4	Equalizer Control bit 4: This bit together with EQC[3:0] are used for controlling transmit pulse shaping, transmit line build-out (LBO), receive monitoring and also T1 or E1 mode of operation. See Table 5 for description of Equalizer Control bits.	R/W	0
D3	EQC3	Equalizer Control bit 3: See bit D4 description for function of this bit	R/W	0
D2	EQC2	Equalizer Control bit 2: See bit D4 description for function of this bit	R/W	0
D1	EQC1	Equalizer Control bit 1: See bit D4 description for function of this bit	R/W	0
D0	EQC0	Equalizer Control bit 0: See bit D4 description for function of this bit	R/W	0
		Equalizer Control bit 1: See bit D4 description for function of this bit  Equalizer Control bit 0: See bit D4 description for function of this bit		



TABLE 19: MICROPROCESSOR REGISTER #1 BIT DESCRIPTION

REGISTER ADDRESS 00001		Function	REGISTER TYPE	RESET VALUE
Віт #	NAME			
D7	RXTSEL	Receiver Termination Select: In Host mode, this bit is used to select between the internal and external line termination modes for the receiver according to the following table:	R/W	0
		RXTSEL RX Termination		
	<b>x</b>	0 External		
	or ho	1 Internal		
	A CANA			
D6	TXTSEL	<b>Transmit Termination Select:</b> In <b>Host</b> mode, this bit is used to select between the internal and external line termination modes for the transmitter according to the following table:	R/W	0
	· Q	TXTSEL TX Termination		
		0 External		
		1 Internal		
D5	TERSEL1	Termination Impedance Select bit 1: In the Host mode and in the internal termination mode (TXT-SEL="1" and RXTSEL="1"), TERSEL[1:0] control the transmit and receive termination impedance according to the following table:	R/W	0
		TERSEL1 TERSEL0 Termination		
		0 0 100Ω		
		0 1 110Ω		
		1 0 75Ω		
		1 1 120Ω		
		In the internal termination mode, the receiver termination of each receiver is realized completely by internal resistors or by the combination of internal and one fixed resistor (see description for RXRES[1:0] bits).  In the internal termination mode, the transmitter output should be AC coupled to the transformer.		
D4	TERSEL0	Termination Impedance Select bit 0: See description of bit D5 for the function of this bit.	R/W	0

#### TABLE 19: MICROPROCESSOR REGISTER #1 BIT DESCRIPTION

D3	JASEL1		disable or pla		JASEL1 and JA ttenuator in the t		R/W	0
			JASEL1 bit D3	JASEL0 bit D2	JA Path			
			0	0	JA Disabled			
			0	1	JA in Transmit	Path		
			1	0	JA in Receive	Path		
			1	1	JA in Receive	Path		
D2	JASEL0	•	tenuator sel	ect bit 0: Se	e description of b	oit D3 for the	R/W	0
D1	JABW	In E1 module of the cally set this tor in E1	ode, set this been uator In E1 to 64 bits.  bit to "0" to see mode.  ode the Jitter of the state of		0			
		Mod	le JABN			FIFO Size		
		T1	0	0.0	3/0	32		
		T1	0	P	73	64		
		T1	1	0	37	32		
		T1	1	1	0 व	64		
		E1	0	0	10	32	\$	
		E1	0	1	10	64		
		E1	1	0	1.5	64		
		E1	1	1	1.5	64		
D0	FIFOS	FIFO Size	ze Select: Se	e table of bit	D1 above for the	e function of	R/W	0



TABLE 20: MICROPROCESSOR REGISTER #2 BIT DESCRIPTION

REGISTER ADDRESS 00010 Bit #	NAME	Function	REGISTER TYPE	RESET VALUE
D7	RXON	Receiver ON: Writing a "1" into this bit location turns on the Receive Section. Writing a "0" shuts off the Receiver Section. In this mode, RTIP and RRING driver outputs will be tri-stated for power reduction or redundancy applications. Default is "0", off.	R/W	0
D6	TXTEST2	Transmit Test Pattern bit 2: This bit together with TXTEST1 and TXTEST0 are used to generate and transmit test patterns according to the following table:    TXTEST2   TXTEST1   TXTEST0   Test Pattern	R/W	0
		TAOS (Transmit All Ones): Activating this condition enables the transmission of an All Ones Pattern. TCLK must not be tied "Low".  TLUC (Transmit Network Loop-Up Code): Activating this condition enables the Network Loop-Up Code of "00001" to be transmitted to the line. When Network Loop-Up code is being transmitted, the XRT83L30 will ignore the Automatic Loop-Code detection and Remote Loop-Back activation (NLCDE1 ="1", NLCDE0 ="1", if activated) in order to avoid activating Remote Digital Loop-Back automatically when the remote terminal responds to the Loop-Back request.  TLDC (Transmit Network LOOP-Down Code): Activating this condition enables the network Loop-Down Code of "001" to be transmitted to the line.		
D5	TXTEST1	Transmit Test pattern bit 1: See description of bit D6 for the function of this bit.	R/W	0
D4	TXTEST0	<b>Transmit Test Pattern bit 0:</b> See description of bit D6 for the function of this bit.	R/W	0

#### TABLE 20: MICROPROCESSOR REGISTER #2 BIT DESCRIPTION

D3	-  t	Fransmitter Ol Fransmit Section Fransmit Section Frank In this mode Frank Italian	R/W	0			
D2	L	LOOP-Back co LOOP0 bits cor o the following		0			
		LOOP2	LOOP1	LOOP0	Loop-Back Mode		
		0	Х	Х	No Loop-Back		
	<b>&gt;</b>	1	0	0	Dual Loop-Back		
	0/2	1	0	1	Analog Loop-Back		
	(A)	1	1	0	Remote Loop-Back		
	3	5 0/	1	1	Digital Loop-Back		
		60× C	×		_		
D1		oop-Back colion of this bit.	ntrol bit 1:	See descri	ption of bit D2 for the fund	- R/W	0
D0		_oop-Back colion of this bit.	ntrol bit 0:	See descri	ption of bit D2 for the fund	- R/W	0
			The of	or being	ption of bit D2 for the fund	· ·	



TABLE 21: MICROPROCESSOR REGISTER #3 BIT DESCRIPTION

REGISTER ADDRESS 00011 Bit #	NAME		F	UNCTION	REGISTER TYPE	RESET VALUE
D7	NLCDE1	This bit together according to the	with NLCDE following tab		R/W R/W	0
		NLCDE1	NLCDE0	Function		
	À	0	0	Disable Loop-Code Detection		
	data she	0	1	Detect Loop-Up Code in Receive Data		
	(S)	0/, 1	0	Detect Loop-Down Code in Receive Data		
	<b>∂</b> .	o, Cax	1	Automatic Loop-Code Detection		
		NLCDE0="0" the receive data for When the preser more than 5 sec if the NLCD inter has the option to Setting the NLCI matic Loop-Code mode. As this multiple bit is reset to "0" receive data for detected for long Remote Loop-Bargamed to monit NLCD bit stays to Up code. The receive sthe Automatic Loop-Bargamed to monit NLCD bit stays to the Automatic Loop-Bargamed to monit NLCD bit stays to the Automatic Loop-Bargamed to monit NLCD bit stays to the Automatic Loop-Bargamed to monit NLCD bit stays to the Automatic Loop-Bargamed to monit NLCD bit stays to the Automatic Loop-Bargamed to monit NLCD bit stays to the Automatic Loop-Bargamed to monit NLCD bit stays to the Automatic Loop-Bargamed to Manual Parkens NLCD bit stays to the Automatic Loop-Bargamed to Manual Parkens NLCD bit stays to the Automatic Loop-Bargamed to Manual Parkens NLCD bit stays to the Automatic Loop-Bargamed to Manual Parkens NLCD bit stays to the NLCD bit stays to th	e chip is man the Loop-Up nee of the "00 onds, the star rupt is enable control the Lobertian and the chip the Loop-Up ger than 5 sec ack is activate or the receive set even after mote Loop-Be Loop-Down oop-Code det	DE0="1", or NLCDE1="1" and ually programed to monitor the or Loop-Down code respectively. 001" or "001" pattern is detected for us of the NLCD bit is set to "1" and an interrupt is initiated. The <b>Host</b> .oop-Back function manually. NLCDE0="1" enables the Autond Remote-Loop-Back activation d, the state of the NLCD interface is programmed to monitor the Code. If the "00001" pattern is conds, the NLCD bit is set to "1", and and the chip is automatically protected and the chip is automatically protected and the chip stops receiving the Loopack condition is removed when the code for more than 5 seconds or if ection mode is terminated.		
D6	NLCDE0	Network Loop of bit D7 for the	R/W	0		
D5	CODES		his bit selects g a "1" select	HDB3 or B8ZS encoding and s an AMI coding scheme. This bit is	R/W	0

#### TABLE 21: MICROPROCESSOR REGISTER #3 BIT DESCRIPTION

D4		bit along with the	RXRES0	Control pin 1: In Host mode, bit selects the value of the exter ding to the following table:		R/W	0
		RXRES1	RXRES0	Required Fixed External RX Resistor			
		0	0	No External Fixed Resistor			
		0	1	60Ω			
		1	0	52.5Ω			
	۸.	1	1	37.5Ω			
D3		Receive Externates description of		Control bit 0: For function of the XRES1 bit.	nis bit	R/W	0
D2	I O	1", a bipolar vio Bipolar violation input data when s sampled on th <b>Note:</b> To ensur	lation is ins can be inse operating in e rising edge the insert	/hen this bit transitions from "0" erted in the transmitted data strend either in the QRSS pattern single-rail mode. The state of the of TCLK.  ion of a bipolar violation, a "0" structure of the control of the contro	eam. , or nis bit	R/W	0
D1	Reserved	70	0	40.		R/W	0
D0	t f	writing a "1" to th transmitter. Writi 1: 2.45. In the in	nis bit selec ng a "0" set	In the external termination modes a transformer ratio of 1:2 for the state transmitter transformer ration mode the transmitter transmitter transet to 1:2 and the state of this between the state of the	he tio to	R/W	0
				nation mode the transmitter transet to 1:2 and the state of this b	this		



TABLE 22: MICROPROCESSOR REGISTER #4 BIT DESCRIPTION

REGISTER ADDRESS 00100		Function	REGISTER Type	RESET VALUE
Віт #	NAME			7,202
D7	GIE	Global Interrupt Enable: Writing a "1" into this bit, globally enables interrupt generation on the INT pin. Writing a "0" into this bit, globally masks all interrupt requests.	R/W	0
D6	DMOIE	<b>DMO Interrupt Enable:</b> Writing a "1" to this bit enables DMO interrupt generation, writing a "0" masks it.	R/W	0
D5	FLSIE	<b>FIFO Limit Status Interrupt Enable:</b> Writing a "1" to this bit enables interrupt generation when the FIFO limit is within 3 bits, writing a "0" to masks it.	R/W	0
D4	LCVIE	Line Code Violation Interrupt Enable: Writing a "1" to this bit enables Line Code Violation interrupt generation, writing a "0" masks it.	R/W	0
D3	NLCDIE	Network Loop-Code Detection Interrupt Enable: Writing a "1" to this bit enables Network Loop-code detection interrupt generation, writing a "0" masks it.	R/W	0
D2	AISDIE	AlS Detection Interrupt Enable: Writing a "1" to this bit enables Alarm Indication Signal detection interrupt generation, writing a "0" masks it.	R/W	0
D1	RLOSIE	Receive Loss of Signal Interrupt Enable: Writing a "1" to this bit enables Loss of Receive Signal interrupt generation, writing a "0" masks it.	R/W	0
D0	QRPDIE	QRSS Pattern Detection Interrupt Enable: Writing a "1" to this bit enables QRSS pattern detection interrupt generation, writing a "0" masks it.	R/W	0
		QRSS Pattern Detection Interrupt Enable: Writing a "1" to this bit enables QRSS pattern detection interrupt generation, writing a "0" masks it.		



TABLE 23: MICROPROCESSOR REGISTER #5 BIT DESCRIPTION

REGISTER ADDRESS 00101 Bit #	Name	Function	REGISTER TYPE	RESET VALUE
D7	Reserved		RO	0
D6	DMO	<b>Driver Monitor Output:</b> This bit is set to a "1" to indicate transmit driver failure is detected. The value of this bit is based on the current status of DMO. If the DMOIE bit is enabled, any transition on this bit will generate an Interrupt.	RO	0
D5	FLS	<b>FiFO Limit Status:</b> This bit is set to a "1" to indicate that the jitter attenuator read/write FIFO pointers are within +/- 3 bits. If the FLSIE bit is enabled, any transition on this bit will generate an interrupt.	RO	0
D4	LCV	Line Code Violation: This bit is set to a "1" to indicate that the receiver is currently detecting a Line Code Violation or an excessive number of zeros in the B8ZS or HDB3 modes. If the LCVIE bit is enabled, any transition on this bit will generate an Interrupt.	RO	0
		Line Code Violation: This bit is set to a "1" to indicate that the receiver is currently detecting a Line Code Violation or an excessive number of zeros in the B8ZS or HDB3 modes. If the LCVIE bit is enabled, any transition on this bit will generate an Interrupt.		



#### TABLE 23: MICROPROCESSOR REGISTER #5 BIT DESCRIPTION

D3	NLCD NLCD	Network Loop-Code Detection:  This bit operates differently in the Manual or the Automatic Network Loop-Code detection modes.  In the Manual Loop-Code detection mode (NLCDE1 ="0" and NLCDE0 ="1", or NLCDE1 ="1" and NLCDE0 ="0") this bit gets set to "1" as soon as the Loop-Up ("00001") or Loop-Down ("001") code is detected in the receive data for longer than 5 seconds. The NLCD bit stays in the "1" state for as long as the chip detects the presence of the Loop-Code in the receive data and it is reset to "0" as soon as it stops receiving it. In this mode if the NLCD interrupt is enabled the chip will initiate an interrupt on every transition of the NLCD.  When the Automatic Loop-Code detection mode (NLCDE1 ="1" and NLCDE0 ="1") is initiated, the state of the NLCD interface bit is reset to "0" and the chip is programmed to monitor the receive input data for the Loop-Up Code. This bit is set to a "1" to indicate that the Network Loop Code is detected for more than 5 seconds. Simultaneously the Remote Loop-Back condition is automatically activated and the chip is programmed to monitor the receive data for the Network Loop-Down Code. The NLCD bit stays in the "1" state for as long as the Remote Loop-Back condition is in effect even if the chip stops receiving the Loop-Up Code. Remote Loop-Back is removed if the chip detects the "001" pattern for longer than 5 seconds in the receive data.  Detecting the "001" pattern also results in resetting the NLCD interrupt enable bit it active. When programmed in the Automatic detection mode, the NLCD interface bit stays "High" for the entire time the Remote Loop-Back is active and initiates an interrupt anytime the status of the NLCD bit changes. In this mode the host can monitor the state of the NLCD bit to determine if the Remote Loop-Back is activated.	RO	0
D2	AISD	Alarm Indication Signal Detect: This bit is set to a "1" to indicate All Ones Signal is detected by the receiver. The value of this bit is based on the current status of Alarm Indication Signal detector. If the AISDIE bit is enabled, any transition on this bit will generate an Interrupt.	RO	0
D1	RLOS	Receive Loss of Signal: This bit is set to a "1" to indicate that the receive input signal is lost. The value of this bit is based on the current status of the receive input signal. If the RLOSIE bit is enabled, any transition on this bit will generate an Interrupt.	RO	0
D0	QRPD	Quasi-random Pattern Detection: This bit is set to a "1" to indicate the receiver is currently in synchronization with QRSS pattern. The value of this bit is based on the current status of Quasi-random pattern detector of. If the QRPDIE bit is enabled, any transition on this bit will generate an Interrupt.	RO	0



TABLE 24: MICROPROCESSOR REGISTER #6 BIT DESCRIPTION

REGISTER ADDRESS 00110	Nave	Function	REGISTER TYPE	RESET VALUE
Віт #	NAME			_
D7	Reserved		RUR	0
D6	DMOIS	<b>Driver Monitor Output Interrupt Status:</b> This bit is set to a "1" every time when DMO status has changed since last read.	RUR	0
D5	FLSIS	FIFO Limit Interrupt Status: This bit is set to a "1" every time when FIFO Limit (Read/Write pointer with +/- 3 bits apart) status has changed since last read.	RUR	0
D4	LCVIS	Line Code Violation Interrupt Status: This bit is set to a "1" every time when LCV status has changed since last read.	RUR	0
D3	NLCDIS	Network Loop-Code Detection Interrupt Status: This bit is set to a "1" every time when NLCD status has changed since last read.	RUR	0
D2	AISDIS	AIS Detection Interrupt Status: This bit is set to a "1" every time when AISD status has changed since last read.	RUR	0
D1	RLOSIS	Receive Loss of Signal Interrupt Status: This bit is set to a "1" every time RLOS status has changed since last read.	RUR	0
D0	QRPDIS	Quasi-Random Pattern Detection Interrupt Status: This bit is set to a "1" every time when QRPD status has changed since last read.	RUR	0
		Receive Loss of Signal Interrupt Status: This bit is set to a "1" every time RLOS status has changed since last read.  Quasi-Random Pattern Detection Interrupt Status: This bit is set to a "1" every time when QRPD status has changed since last read.		



TABLE 25: MICROPROCESSOR REGISTER #7 BIT DESCRIPTION

REGISTER ADDRESS 00111		Function	REGISTER TYPE	RESET VALUE
Віт #	NAME			
D7	Reserved		RO	0
D6	Reserved		RO	0
D5	CLOS5	Cable Loss bit 5: CLOS[5:0] are the six bits receiver for selective equalizer setting which is also a binary word that represents the cable attenuation indication within ±1dB. CLOS5 is the most significant bit (MSB) and CLOS0 is the least significant bit (LSB).	RO	0
D4	CLOS4	Cable Loss bit 4: See description of D5 for function of this bit.	RO	0
D3	CLOS3	Cable Loss bit 3: See description of D5 for function of this bit.	RO	0
D2	CLOS2	Cable Loss bit 2: See description of D5 for function of this bit.	RO	0
D1	CLOS1	Cable Loss bit 1: See description of D5 for function of this bit.	RO	0
D0	CLOS0	Cable Loss bit 0: See description of D5 for function of this bit.	RO	0

TABLE 26: MICROPROCESSOR REGISTER #8 BIT DESCRIPTION

REGISTER ADDRESS 01000		Function	REGISTER Type	RESET VALUE
Віт #	NAME	ord eline one	2	VALUE
D7	Reserved	TO TO TO	R/W	0
D6-D0	B6S1 - B0S1	Arbitrary Transmit Pulse Shape, Segment 1  The shape of the transmitted pulse can be made user programmable by selecting "Arbitrary Pulse" mode, see Table 5: The arbitrary pulse is divided into eight time segments whose combined duration is equal to one period of MCLK.  This 7 bit number represents the amplitude of the arbitrary pulse during the first time segment. B6S1 -B0S1 is in signed magnitude format with B6S1 as the sign bit and B0S1 as the least significant bit (LSB).	R/W	0



#### TABLE 27: MICROPROCESSOR REGISTER #9 BIT DESCRIPTION

REGISTER ADDRESS 01001 Bit #	NAME	Function	REGISTER TYPE	RESET VALUE
D7	Reserved		R/W	0
D6-D0	>	Arbitrary Transmit Pulse Shape, Segment 2 The shape of the transmitted pulse can be made user programmable by selecting "Arbitrary Pulse" mode, see Table 5. The arbitrary pulse is divided into eight time segments whose combined duration is equal to one period of MCLK. This 7 bit number represents the amplitude of the arbitrary pulse during the second time segment. B6S2 -B0S2 is in signed magnitude format with B6S2 as the sign bit and B0S2 as the least significant bit (LSB).	R/W	0

## TABLE 28: MICROPROCESSOR REGISTER #10 BIT DESCRIPTION

REGISTER ADDRESS 01010		Function	REGISTER TYPE	RESET VALUE
Віт #	NAME	The op the		
D7	Reserved	OF SOL SOL	R/W	0
D6-D0	B6S3 - B0S3	Arbitrary Transmit Pulse Shape, Segment 3 The shape of the transmitted pulse can be made user programmable by selecting "Arbitrary Pulse" mode, see Table 5. The arbitrary pulse is divided into eight time segments whose combined duration is equal to one period of MCLK. This 7 bit number represents the amplitude of the arbitrary pulse during the thrd time segment. B6S3 -B0S3 is in signed magnitude format with B6S3 as the sign bit and B0S3 as the least significant bit (LSB).	R/W	0



#### TABLE 29: MICROPROCESSOR REGISTER #11 BIT DESCRIPTION

REGISTER ADDRESS 01011		Function	REGISTER TYPE	RESET VALUE
Віт #	NAME			
D7	Reserved		R/W	0
D6-D0	of the	Arbitrary Transmit Pulse Shape, Segment 4 The shape of the transmitted pulse can be made user programmable by selecting "Arbitrary Pulse" mode, see Table 5. The arbitrary pulse is divided into eight time segments whose combined duration is equal to one period of MCLK. This 7 bit number represents the amplitude of the arbitrary pulse during the fourth time segment. B6S4 -B0S4 is in signed magnitude format with B6S4 as the sign bit and B0S4 as the least significant bit (LSB).	R/W	0

TABLE 30: MICROPROCESSOR REGISTER #12 BIT DESCRIPTION

REGISTER ADDRESS 01100		Punction	REGISTER Type	RESET VALUE
Віт #	NAME	The op the		
D7	Reserved	OF GO S)	R/W	0
D6-D0	B6S5 - B0S5	Arbitrary Transmit Pulse Shape, Segment 5 The shape of the transmitted pulse can be made user programmable by selecting "Arbitrary Pulse" mode, see Table 5. The arbitrary pulse is divided into eight time segments whose combined duration is equal to one period of MCLK.  This 7 bit number represents the amplitude of the arbitrary pulse during the fith time segment. B6S5-B0S5 is in signed magnitude format with B6S5 as the sign bit and B0S5 as the least significant bit (LSB).	R/W	0



#### TABLE 31: MICROPROCESSOR REGISTER #13 BIT DESCRIPTION

REGISTER ADDRESS 01101 Bit #	Name	Function	REGISTER TYPE	RESET VALUE
D7	Reserved		R/W	0
D6-D0	>	Arbitrary Transmit Pulse Shape, Segment 6 The shape of the transmitted pulse can be made user programmable by selecting "Arbitrary Pulse" mode, see Table 5. The arbitrary pulse is divided into eight time segments whose combined duration is equal to one period of MCLK. This 7 bit number represents the amplitude of the arbitrary pulse during the sixth time segment. B6S6 -B0S6 is in signed magnitude format with B6S6 as the sign bit and B0S6 as the least significant bit (LSB).	R/W	0

TABLE 32: MICROPROCESSOR REGISTER #14 BIT DESCRIPTION

REGISTER ADDRESS 01110		Function	REGISTER TYPE	RESET VALUE
Віт #	NAME	The op the		
D7	Reserved	1 30 Kg	R/W	0
D6-D0	B6S7 - B0S7	Arbitrary Transmit Pulse Shape, Segment 7 The shape of the transmitted pulse can be made user programmable by selecting "Arbitrary Pulse" mode, see Table 5. The arbitrary pulse is divided into eight time segments whose combined duration is equal to one period of MCLK. This 7 bit number represents the amplitude of the arbitrary pulse during the seventh time segment. B6S7 -B0S7 is in signed magnitude format with B6S7 as the sign bit and B0S7 as the least significant bit (LSB).	R/W	0



TABLE 33: MICROPROCESSOR REGISTER #15 BIT DESCRIPTION

REGISTER ADDRESS 01111 BIT #	Name	Function	REGISTER TYPE	RESET VALUE
D7	Reserved		R/W	0
D6-D0	B6S8 - B0S8	Arbitrary Transmit Pulse Shape, Segment 8  The shape of the transmitted pulse can be made user programmable by selecting "Arbitrary Pulse" mode, see Table 5. The arbitrary pulse is divided into eight time segments whose combined duration is equal to one period of MCLK.  This 7 bit number represents the amplitude of the arbitrary pulse during the eighth time segment. B6S8 -B0S8 is in signed magnitude format with B6S8 as the sign bit and B0S8 as the least significant bit (LSB).	R/W	0



TABLE 34: MICROPROCESSOR REGISTER #16 BIT DESCRIPTION

REGISTER ADDRESS 10000 Bit #	NAME	FUNCTION	REGISTER TYPE	RESET VALUE
D7	SR/DR	Single-rail/Dual-rail Select: Writing a "1" to this bit configures the XRT83L30 to operate in the Single-rail mode. Writing a "0" configures the XRT83L30 to operate in Dual-rail mode.	R/W	0
D6	ATAOS	Automatic Transmit All Ones Upon RLOS: Writing a "1" to this bit enables the automatic transmission of All Ones data to the line. Writing a "0" disables this feature.	R/W	0
D5	RCLKE	Receive Clock Edge: Writing a "1" to this bit selects receive output data to be updated on the negative edge of RCLK.  Writing a "0" selects data to be updated on the positive edge of RCLK.	R/W	0
D4	TCLKE	<b>Transmit Clock Edge:</b> Writing a "0" to this bit selects transmit data at TPOS/TDATA and TNEG to be sampled on the falling edge of TCLK. Writing a "1" selects the rising edge of the TCLK for sampling.	R/W	0
D3	DATAP	<b>DATA Polarity:</b> Writing a "0" to this bit selects transmit input and receive output data of the XRT83L30 to be active "High". Writing a "1" selects an active "Low" state.	R/W	0
D2	Reserved	00000	R/W	0
D1	Reserved	Top no Tric	R/W	0
D0	SRESET	Software Reset μP Registers: Writing a "1" to this bit longer than 10μs resets all internal state machines	R/W	0
		Software Reset μP Registers: Writing a "1" to this bit longer than 10μs resets all internal state machines		



TABLE 35: MICROPROCESSOR REGISTER #17 BIT DESCRIPTION

REGISTER ADDRESS 10001 BIT #	Name	Function	REGISTER TYPE	RESET VALUE
D7	Reserved		R/W	0
D6	CLKSEL2	Clock Select Inputs for Master Clock Synthesizer bit 2: In Host mode, CLKSEL[2:0] are input signals to a programmable frequency synthesizer that can be used to generate a master clock from an external accurate clock source according to the following table:    MCLKE1   MCLKT1   CLKSEL2   CLKSEL1   CLKSEL0   MCLKRATE   CLKOUT   CLKOUT   CLKSEL1   CLKSEL0   MCLKRATE   CLKOUT   CLKSEL1   CLKSEL0   MCLKRATE   CLKOUT   CLKSEL1   CLKSEL1	R/W	0
	95 0	kHz         kHz         CERSEL2         CERSEL		
	A CONTRACTOR	2048 2048 0 0 0 1 1544		
	0,0	2048 1544 0 0 0 0 2048		
	77	1544 1544 0 0 1 1 1 1544		
	.0	1544 0 0 1 0 2048		
	0,	2048 1544 0 0 1 1 1544		
	170	8		
	Y	8 X 0 1 0 1 1544		
		16 X 1 1 0 2048		
		16 X 0 1 1 1 1544		
		56 X 1 0 0 0 2048		
		56 X 1 0 0 1 1544		
		64 X 0 1 0 2048		
		64 X 1 0 1 1 1544		
		128 X 1 0 0 2048		
		128 X 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1		
		256 X 1 1 1 1 1 1544		
		In <b>Hardware</b> mode the state of these bits are ignored and the master frequency PLL is controlled by the corresponding <b>Hardware</b> pins.		
D5	CLKSEL1	Clock Select inputs for Master Clock Synthesizer bit 1: See description of bit D6 for function of this bit.	R/W	0
D4	CLKSEL0	Clock Select inputs for Master Clock Synthesizer bit 0: See description of bit D6 for function of this bit.	R/W	0

#### TABLE 35: MICROPROCESSOR REGISTER #17 BIT DESCRIPTION

D3	MCLKRATE	Master Clock Rate Select: The state of this bit programs the Master Clock Synthesizer to generate the T1/J1 or E1 clock. The Master Clock Synthesizer will generate the E1 clock when MCLKRATE = "0", and the T1/J1 clock when MCLKRATE = "1".	R/W	0
D2	RXMUTE	Receive Output Mute: Writing a "1" to this bit, mutes receive outputs at RPOS/RDATA and RNEG/LCV pins to a "0" state.  Note: RCLK is not muted.	R/W	0
D1	EXLOS	<b>Extended LOS:</b> Writing a "1" to this bit extends the number of zeros at the receive input before RLOS is declared to 4096 bits. Writing a "0" reverts to the normal mode (175+75 bits for T1 and 32 bits for E1).	R/W	0
D0	ICT O	In-Circuit-Testing: Writing a "1" to this bit configures all the output pins of the chip in "High" impedance mode for In-Circuit-Testing. Setting ICT bit to "1" is equivalent to connecting the Hardware ICT pin to ground.	R/W	0

# TABLE 36: MICROPROCESSOR REGISTER #18 BIT DESCRIPTION

REGISTER ADDRESS 10010 Bit #	NAME	May ho long Func	REGISTER TYPE	RESET VALUE	
D7	GAUGE1	Vire Gauge Selector Bit 1 his bit along with bit D6 are use hown in the table below.	R/W	0	
		GAUGE1 GAUGE0	Wire Size		
		0 0	22 and 24 Gauge		
		0 1	22 Gauge		
		1 0	24 Gauge	S	
		1 1	26 Gauge		
D6	GAUGE0	/ire Gauge Selector Bit 0 ee bit D7.		R/W	0
D5	TXONCNTL	ransmit On Control.  n Host mode, setting this bit to ransmit On/Off function to the lotte: This provides a faster Of application.	R/W	0	
D4	TERCNTL	ermination Control:  n Host mode, setting this bit to XTSEL to the RXTSEL Hardw HOTE: This provides a faster On application.		0	





#### TABLE 36: MICROPROCESSOR REGISTER #18 BIT DESCRIPTION

D3	SL_1	Slicer Level ( ing level for th	slic-	R/W	0				
		SL_1	SL_0		Slicer Mode				
		0	0	Norm	al				
		0	1	Decre	ease by 5% from Norm	al			
		1	0	Increa	ase by 5% from Norma	ıl			
		1	1	Norm	al				
D2	SL_0	Slicer Level (	Control bit 0:	See de	escription bit D3.		R/W	0	
D1	CEQG_10		Equalizer Gain Control bit 1: This bit together with bit D0 ontrol the gain of the equalizer as shown in the table below.						
	16	EQG_	1 EQG_	0	Equalizer Gain				
	9/2	0	0	N	ormal				
	·Q	2 80	1	R	educe Gain by 1 dB				
		0	/ 00		educe Gain by 3 dB				
		70,	90	N N	ormal				
D0	EQG_0	Equalizer Ga	in Control bi	<b>0</b> : See	description of bit D1.		R/W	0	
			order	and (	e description of bit D1.				

## **ELECTRICAL CHARACTERISTICS**

TABLE 37: ABSOLUTE MAXIMUM RATINGS

Storage Temperature65°C to +150°C	
Operating Temperature40°C to +85°C	
Supply Voltage0.5V to +3.8V	
Vin0.5 to +5.5V	

TABLE 38: DC DIGITAL INPUT AND OUTPUT ELECTRICAL CHARACTERISTICS

VDD=3.3V±5%, Ta=25°C, unless otherwise specified									
PARAMETER	SYMBOL	Min	Түр	Max	Units				
Power Supply Voltage	VDD	3.13	3.3	3.46	V				
Input High Voltage	V <sub>IH</sub>	2.0	-	5.0	V				
Input Low Voltage	V <sub>IL</sub> _	-0.5	-	0.8	V				
Output High Voltage @ IOH = 2.0mA	V <sub>OH</sub>	2.4	-	-	V				
Output Low Voltage @IOL = 2.0mA	Vol	O <sub>O</sub>	-	0.4	V				
Input Leakage Current (except Input pins with Pull-up or Pull- down resistor).	707	OCACACO CACACO	-	±10	μΑ				
Input Capacitance	CIO	6-1	5.0	-	pF				
Output Load Capacitance	C <sub>L</sub>	to Pin	Oh.	25	pF				

TABLE 39: XRT83L30 POWER CONSUMPTION

	VDD=3.3V±5%, Ta=25°C, INTERNAL IMPEDANCE, UNLESS OTHERWISE SPECIFIED									
Mode	SUPPLY VOLTAGE	IMPEDANCE	TERMINATION RESISTOR	TRANSFORMER RATIO		TYP	Max	Unit	TEST CONDITIONS	
			KLOIOTOK	RECEIVER	TRANSMITTER			0	CONDITIONS	
E1	3.3V	75Ω	Internal	1:1	1:2	298	350	mW	100% "1's"	
E1	3.3V	120Ω	Internal	1:1	1:2	276	325	mW	100% "1's"	
T1	3.3V	100Ω	Internal	1:1	1:2	310	365	mW	100% "1's"	
	3.3V		External			72	85	mW	All transmitters off	



TABLE 40: E1 RECEIVER ELECTRICAL CHARACTERISTICS

VDD=3.3V±5%, Ta= -40° TO 85°C, UNLESS OTHERWISE SPECIFIED								
PARAMETER	Min	Түр	MAX	Unit	TEST CONDITIONS			
Receiver loss of signal:								
Number of consecutive zeros before RLOS is set	10	175	255		Cable attenuation @1024KHz			
Input signal level at RLOS	15	20		dB	ITU-G.775, ETSI 300 233			
RLOS De-asserted	12.5			dB				
Receiver Sensitivity (Short Haul with cable loss)	11			dB	With nominal pulse amplitude of 3.0V for 120 $\Omega$ and 2.37V for 75 $\Omega$ application. With -18dB interference signal added.			
Receiver Sensitivity (Long Haul with cable loss) Nominal Extended	9/0	O <sub>r</sub> O <sub>r</sub>	36 43	dB	With nominal pulse amplitude of 3.0V for $120\Omega$ and 2.37V for $75\Omega$ application. With -18dB interference signal added.			
Input Impedance	8/	/ 13		kΩ				
Input Jitter Tolerance: 1 Hz 10kHz-100kHz	>64 0.4	be of	6.0	Ulpp Ulpp	ITU G.823			
Recovered Clock Jitter Transfer Corner Frequency Peaking Amplitude	-	20	0.5	kHz dB	ITU G.736			
Jitter Attenuator Corner Frequency (-3dB curve) (JABW=0) (JABW=1)	-	10 1.5	.(0	Hz Hz	ITU G.736			
Return Loss: 51kHz - 102kHz 102kHz - 2048kHz 2048kHz - 3072kHz	14 20 16	-	-	dB dB dB	ITU-G.703			



TABLE 41: T1 RECEIVER ELECTRICAL CHARACTERISTICS

VDD=3.3V±5%, Ta= -40° TO 85°C, UNLESS OTHERWISE SPECIFIED								
PARAMETER	Min	ТҮР	Max	Unit	TEST CONDITIONS			
Receiver loss of signal:								
Number of consecutive zeros before RLOS is set	100	175	250		Cable attenuation @772kHz			
Input signal level at RLOS	15	20	-	dB	UTIL 0.775 FT01.200.222			
RLOS Clear	12.5	-	-	% ones	ITU-G.775, ETSI 300 233			
Receiver Sensitivity (Short Haul with cable loss)	12			dB	With nominal pulse amplitude of 3.0V for $100\Omega$ termination			
Receiver Sensitivity (Long Haul with cable loss)	00/1/	776	36	dB dB	With nominal pulse amplitude of 3.0V for $100\Omega$ termination			
Input Impedance	2	13	-	kΩ				
<b>Jitter Tolerance:</b> 1Hz 10kHz - 100kHz	138 0.4	on long	Odinois	Ulpp	AT&T Pub 62411			
Recovered Clock Jitter Transfer Corner Frequency Peaking Amplitude		9.8	0.1	kHz dB	TR-TSY-000499			
Jitter Attenuator Corner Frequency (-3dB curve)	-	3	CO	Hz	AT&T Pub 62411			
Return Loss: 51kHz - 102kHz	-	20	-	dB	actured this			
102kHz - 2048kHz 2048kHz - 3072kHz	-	25 25	-	dB dB	Tred .			

TABLE 42: E1 TRANSMIT RETURN LOSS REQUIREMENT

FREQUENCY	RETURN LOSS		
TREGOLICI	G.703/CH-PTT	ETS 300166	
51-102kHz	8dB	6dB	
102-2048kHz	14dB	8dB	
2048-3072kHz	10dB	8dB	



TABLE 43: E1 TRANSMITTER ELECTRICAL CHARACTERISTICS

VDD=3.3V±5%, TA= -40° TO 85°C, UNLESS OTHERWISE SPECIFIED					
PARAMETER	Min	Түр	Max	Unit	TEST CONDITIONS
<b>AMI Output Pulse Amplitude:</b> $75\Omega$ Application $120\Omega$ Application	2.185 2.76	2.37 3.0	2.555 3.24	V V	Transformer with 1:2 ratio and $9.1\Omega$ resistor in series with each end of primary.
Output Pulse Width	224	244	264	ns	
Output Pulse Width Ratio	0.95	-	1.05	-	ITU-G.703
Output Pulse Amplitude Ratio	0.95	-	1.05	-	ITU-G.703
Jitter Added by the Transmitter Output	-	0.025	0.05	Ulpp	Broad Band with jitter free TCLK applied to the input.
Output Return Loss: 51kHz -102kHz 102kHz-2048kHz 2048kHz-3072kHz	8 14 10		- - -	dB dB dB	ETSI 300 166, CHPTT

TABLE 44: T1 TRANSMITTER ELECTRICAL CHARACTERISTICS

VDD=3.3V±5%, Ta= -40° TO 85°C, UNLESS OTHERWISE SPECIFIED					
PARAMETER	Min	TYP	Max	Unit	TEST CONDITIONS
AMI Output Pulse Amplitude:	2.5	3.0	3.5	V	Tansformer with 1:2.45 ratio and measured at DSX-1
Output Pulse Width	338	350	362	ns	ANSI T1.102
Output Pulse Width Imbalance	-	-	20	73.	ANSI T1.102
Output Pulse Amplitude Imbalance	-	-	<u>+</u> 200	mV	ANSI T1.102
Jitter Added by the Transmitter Output	-	0.025	0.05	UIPP	Broad Band with jitter free TCLK applied to the input.
Output Return Loss: 51kHz -102kHz 102kHz-2048kHz 2048kHz-3072kHz	- - -	15 15 15		dB dB dB	Cot .



FIGURE 26. ITU G.703 PULSE TEMPLATE




TABLE 45: TRANSMIT PULSE MASK SPECIFICATION

Test Load Impedance	75 $\Omega$ Resistive (Coax)	120Ω Resistive (twisted Pair)
Nominal Peak Voltage of a Mark	2.37V	3.0V
Peak voltage of a Space (no Mark)	0 <u>+</u> 0.237V	0 <u>+</u> 0.3V
Nominal Pulse width	244ns	244ns
Ratio of Positive and Negative Pulses Imbalance	0.95 to 1.05	0.95 to 1.05



FIGURE 27. DSX-1 PULSE TEMPLATE (NORMALIZED AMPLITUDE)




TABLE 46: DSX1 INTERFACE ISOLATED PULSE MASK AND CORNER POINTS

	MINIMUM CURVE	MAXIMUM CURVE		
TIME (UI)	NORMALIZED AMPLITUDE	TIME (UI)	NORMALIZED AMPLITUDE	
-0.77	05V	-0.77	.05V	
-0.23	05V	<b>C</b> -0.39	.05V	
-0.23	0.5V	-0.27	.8V	
-0.15	0.95V	-0.27	1.15V	
0.0	0.95V	-0.12	1.15V	
0.15	0.9V	0.0	1.05V	
0.23	0.5V	0.27	1.05V	
0.23	-0.45V	0.35	-0.07V	
0.46	-0.45V	0.93	0.05V	
0.66	-0.2V	1.16	0.05V	
0.93	-0.05V			
1.16	-0.05V			



TABLE 47: AC ELECTRICAL CHARACTERISTICS

(Ta=25°C, VDD=3.3V±5%, UNLESS OTHERWISE SPECIFIED)					
PARAMETER	SYMBOL	Min	Түр	Max	Units
E1 MCLK Clock Frequency		-	2.048	-	MHz
T1 MCLK Clock Frequency		-	1.544	-	MHz
MCLK Clock Duty Cycle		40	-	60	%
MCLK Clock Tolerance		-	±50	-	ppm
TCLK Duty Cycle	T <sub>CDU</sub>	30	50	70	%
Transmit Data Setup Time	T <sub>SU</sub>	50	-	-	ns
Transmit Data Hold Time	T <sub>HO</sub>	30	-	-	ns
TCLK Rise Time(10%/90%)	T <sub>CLKR</sub>	-	-	40	ns
TCLK Fall Time(90%/10%)	T <sub>CLKF</sub>	-	-	40	ns
RCLK Duty Cycle	R <sub>CDU</sub>	45	50	55	%
Receive Data Setup Time	R <sub>SU</sub>	150	-	-	ns
Receive Data Hold Time	RHO	150	-	-	ns
RCLK to Data Delay	R <sub>DY</sub>	70 CX	-	40	ns
RCLK Rise Time(10%/90%) with 25pF Loading.	RCLK <sub>R</sub>	0.00	ne	40	ns
RCLK Fall Time(90%/10%) with 25pF Loading.	RCLK <sub>F</sub>	0/0	on to	40	ns

FIGURE 28. TRANSMIT CLOCK AND INPUT DATA TIMING








FIGURE 29. RECEIVE CLOCK AND OUTPUT DATA TIMING





### **PACKAGE DIMENSIONS**



Note: The control dimension is the millimeter column

				10.
	INC	HES	MILLIN	METERS
SYMBOL	MIN	MAX	MIN	MAX
Α	0.055	0.063	1.40	1.60
A <sub>1</sub>	0.002	0.006	0.05	0.15
A <sub>2</sub>	0.053	0.057	1.35	1.45
В	0.007	0.011	0.17	0.27
С	0.004	0.008	0.09	0.20
D	0.465	0.480	11.80	12.20
D <sub>1</sub>	0.390	0.398	9.90	10.10
е	0.020 BSC		0.50	BSC
L	0.018	0.030	0.45	0.75
α	0°	7°	0°	7°

#### ORDERING INFORMATION

#### TABLE 48.

PART #	Package	OPERATING TEMPERATURE RANGE
XRT83L30IV	64 Pin TQFP	-40°C to +85°C
THERMAL INFORMATION	Theta - J <sub>A</sub> = 38° C/W	Theta J <sub>C</sub> = 7° C/W

#### REVISION HISTORY

Rev. A1.0.0 Advanced version.

Rev. P1.1.0 Preliminary release.

Rev. P1.2.0 Modified microprocessor tables, moved various functions. Added GHCI\_n, SL\_1, SL\_0, EQG\_1 EQG\_0, GAUGE1 and GAUGE0 to Control Global Register 18. Separated Microprocessor description table by register number. Moved absolute maximum and DC electrical characteristics before AC electrical characteristics. Replaced TBD's in electrical ables. Reformated table of contents.

Rev. P1.2.1 Renamed FIFO pin to GAUGE, edited definition and edited definition of JASEL[1:0] to reflect the FIFO size is selected by the jitter attenuator select.

Rev. P1.2.2 Redefined bits D3, D2 and D0 of register 1, in combination these bits set the jitter attenuator path and FIFO size.

Rev. P1.2.3 Added definitions to dual function pins in the pin description section.

Rev P1.2.4 Added JABW, JASEL1 and JASEL0 table in pin list and Jitter attenuator section. Corrected typos in features, figures 7, 8, 9 and 11. Added Jitter attenuator tables in microprocessor register tables.

Rev. P1.2.5 Table 18, 23, 24, 25 change GCHIE to GIE, GHCI and GCHIS to Reserved. Corrected package outline drawing.

Rev. P1.2.6 TERCNTL (pin 46) function removed Bit 7 of Microprocessor Register #2 was INSBER, is now reserved. Bit 1 of Microprocessor Register #3 was INVQRSS, is now reserved. New description for bits D6 -D0 in Tables 27 - 34 Microprocessor Registers.

Rev. P1.2.7 Expanded information on Receive Redundancy. 2 tables and 1 figure.

Rev. P1.2.8 Edited section on RLOS

Rev. P1.2.9 Removed TERCNTL from block diagram. Edit EQC[4:0] to be input only on block diagram. Corrected RXMUTE, TCLK, JABW, MCKLE1, CLKSEL [2:0], RXTSEL, TERSEL[1:0], RXRES[1:0], ATAOS, NLCD in the pin descriptions section. Replaced the Functional Description section. Edits to Table 18: Microprocessor Register Bit Map, Table 21: Microprocessor Register #2 Bit Description, Table 35: Microprocessor Register #16 Bit Description


Rev. P1.3.0 Table 35: Microprocessor Register #17 Bit Description, edit E1 clock MCLKRATE= "0" and T1/J1 clock MCLKRATE="1".

Rev. 1.0.0 Final Release.

Rev. 1.0.1 Corrected package dimensions in ordering information table page 3.

#### REV. 1.0.1

#### **NOTES**



EXAR Corporation reserves the right to make changes to the products contained in this publication in order to improve design, performance or reliability. EXAR Corporation assumes no responsibility for the use of any circuits described herein, conveys no license under any patent or other right, and makes no representation that the circuits are free of patent infringement. Charts and schedules contained here in are only for illustration purposes and may vary depending upon a user's specific application. While the information in this publication has been carefully checked; no responsibility, however, is assumed for inaccuracies.

EXAR Corporation does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications unless EXAR Corporation receives, in writing, assurances to its satisfaction that: (a) the risk of injury or damage has been minimized; (b) the user assumes all such risks; (c) potential liability of EXAR Corporation is adequately protected under the circumstances.

Copyright 2006 EXAR Corporation

Datasheet June 2006.

Reproduction, in part or whole, without the prior written consent of EXAR Corporation is prohibited.