

Data Sheet Dual 13A or Single 26A Power Module

MxL7213

General Description

The MxL7213 is a dual channel, 13A step-down power module. It includes a wide 4.5V to 16V input voltage range and supports two outputs each with an output voltage range of 0.6V to 5.3V, set by a single external resistor. The MxL7213 requires just a few input and output capacitors, which simplifies design and shortens time-to-market. The module supplies either two 13A outputs, a single 26A or up to 100A when paralleled with additional MxL7213 modules. Attention to thermal design, component selection and internal construction results in higher efficiency and extended operating range relative to devices with the same industry standard pinout. **The properties of the product (or product)**

The product and internal

The property and extended with the same industry
 The property internal control industry standard pinout
 The property of the property of the prope

The complete switch mode DC/DC power supply integrates the control, drivers, bootstrap diodes, bootstrap capacitors, inductors, MOSFETs and HF bypass capacitors in a single package for point-of-load conversions.

The MxL7213 includes a temperature diode that enables device temperature monitoring. It also has an adjustable switching frequency and utilizes a peak current mode architecture which allows fast line and load transient response. **deficiency and excelusion are not defined**
 deficiency and extended
 **divides with the same industry

vices with the same industry

dividences, bookstrap capacitors,

Dealth Concernsions.**
 Dealth Concernsitions
 **De and may not be one of the contract of the contract of the may depend to the may overcurrent model of the may overcurrent, over-
and load transient of the contract of the may overcurrent, over-
and load transient of the co**

A host of protection features, including overcurrent, overtemperature, short-circuit and UVLO, help this module achieve safe operation under abnormal operating conditions.

The MxL7213 is available in two space saving, RoHS compliant and thermally enhanced packages: a 15mm x 15mm x 4.41mm LGA package and a 15mm x 15mm x 5.01mm BGA package.

Features

- Dual 13A or single 26A output
- Input voltage range: 4.5V to 16V
- Output voltage range: 0.6V to 5.3V
- Multiphase current sharing with multiple MxL7213s for up to 100A output
- Frequency synchronization
- Higher efficiency than competitive devices with the same industry standard pinout
- Differential remote sense amplifier
- Peak current mode architecture for fast transient response
- Adjustable switching frequency (250kHz to 780kHz)
- Overcurrent protection
- Output overvoltage protection
- Internal temperature monitor and thermal shutdown protection
- Thermally enhanced packages:
	- 15mm x 15mm x 4.41mm LGA package
	- 15mm x 15mm x 5.01mm BGA package

Applications

- **Telecom and Networking Equipment**
- **Industrial Equipment**
- **Test Equipment**

Ordering Information - [page](#page-40-0) 34

Figure 2: Efficiency Advantage vs. Competition

Typical Application

Figure 1: Typical Application: 26A, 5V Output DC/DC Power Module

Revision History

Table of Contents

List of Figures

Figure 44: [Recommended Land Pattern and Stencil, BGA](#page-38-2) .. ³² **The product (or products) mentioned in this** mensions BGA and may no foroducts) ment

List of Tables

Specifications

Absolute Maximum Ratings

Important: The stresses above what is listed under Table 1 may cause permanent damage to the device. This is a stress rating only—functional operation of the device above what is listed under Table 1 or any other conditions beyond what MaxLinear recommends is not implied. Exposure to conditions above what is listed under Table 3 for extended periods of time may affect device reliability. Solder reflow profile is specified in the IPC/JEDEC J-STD-020C standard.

Table 1: Absolute Maximum Ratings

ESD Ratings

Table 2: ESD Ratings

Operating Conditions

Table 3: Operating Conditions

Thermal Resistance from Junction to Applem (Θ_{JA})
Thermal Resistance from Junction to Edgar of Module Case (Θ_{JCtop)} 3.86 °C/W
Thermal Resistance from Junction to Top of Module Case (Θ_{JCtop}) 3.86 °C/W
The product of tion to Bottom of Module Case (O_{JCbottom})

Web Module Case (O_{JCbottom})

Medicate (Or broad Case (O_{JCbot}tom)

Photo are the individual of the manufacture of Change of the individual of Change of the individual of the and may no foroducts) ment

Electrical Characteristics

Specifications are for Operating Junction Temperature of T_J = 25°C only; limits applying over the full Operating Junction Temperature range are denoted by a "•". Typical values represent the most likely parametric norm at $T_J = 25^{\circ}$ C and are provided for reference purposes only. Unless otherwise indicated, V_{IN} = 12V and V_{RUN1} , V_{RUN2} = 5V. Per [Figure 20](#page-21-2).

Table 4: Electrical Characteristics

1. See output current derating curves for different V_{IN}, V_{OUT} and T_A.
2. The switching frequency is programmable from 250kHz to 780kHz.

Pin Information

Pin Configuration

Pin Description

Table 5: Pin Description

Table 5: Pin Description (Continued)

Table 5: Pin Description (Continued)

1. Use test points to monitor signal pin connections.

Typical Performance Characteristics

See [Figure 20](#page-21-2) for typical application schematic.

Figure 6: Efficiency: Dual Phase, V_{IN} = 12V

Figure 7: Output Current Sharing

See [Figure 20](#page-21-2) for typical application schematic.

^{1.} Waveform averaged to remove high frequency ripple.

1. Waveform averaged to remove high frequency ripple.

Figure 18: Short-Circuit, 12V to 1.5V, 13A Load

Functional Block Diagram

Figure 19: Functional Block Diagram

Operation

Power Module Description

The MxL7213 is a dual-channel, standalone, synchronous step-down power module that provides two 13A outputs or one 26A output. This power module has a continuous input voltage range of 4.5V to 16V and has been optimized for 12V conversions. It provides precisely regulated output voltages from 0.6V to 5.3V that are set by a single external resistor. See typical application schematic in [Figure 20](#page-21-2).

The module employs a constant frequency, peak current mode control loop architecture. It also has an internal feedback loop compensation. These features ensure the MxL7213 has sufficient stability margins as well as good transient performance over a wide range of output capacitors, including low ESR ceramic capacitors.

The peak current mode control supports cycle-by-cycle fast current limit and current limit hiccup in overcurrent or output short circuit conditions. The open-drain PGOOD outputs. are pulled low when the output voltage exceeds ±10% of its set point. Once the output voltage exceeds +10%, the high side MOSFET is kept off while the low side MOSFET turns on, clamping the output voltage. The overvoltage and undervoltage detection are referenced to the feedback pin. These features ensure the

arbitrargins as well as good

arbitrargins as well as good

Recentric capacities.

The consecuence of the MOSFET is the consecuence of the through overcurent or outputs.

Typical Application Info **and PGOOD outputs**
 and PGOOD outputs
 and PGOOD outputs
 and exceeds +10% of its
 and the MOSFET turns
 and disable the
 and disable

The RUN1 and RUN2 pins enable and disable the module's two channels. Pulling a RUN pin below 1.1V forces the respective regulator into shutdown mode and turns off both the high side and low side MOSFETs. The TRACK pins are used for either programming the output voltage ramp and voltage tracking during start-up, or for soft-starting the channels.

The MxL7213 includes a differential remote sense amplifier (with a gain of +1). This amplifier can be used to accurately sense the voltage at the load point on one of the module's two outputs or on a single parallel output.

The switching frequency is programmed from 250kHz to 780kHz using an external resistor on the FSET pin. For noise sensitive applications, the module can be synchronized to an external clock.

The MxL7213 module can be configured to current share between channels. It can also be set to current share between modules (multiphase or ganged operation). Using the MODE_PLLIN, PHASMD and CLKOUT pins, multiphase operation of up to 8 phases is possible with multiple MxL7213s running in parallel.

Using the the MODE_PLLIN pin to operate in pulseskipping mode results in high efficiency performance at light loads. This light load feature extends battery life.

The EXTVCC pin allows an external 5V supply to power the module and reduce the power dissipation in the internal 5V LDO. EXTVCC has a threshold of 4.7V for activation and a max rating of 6V. It must sequence on after V_{IN} and sequence off before V_{IN} .

Monitor the internal die temperature by using the TEMP pin. Pull the anode up to V_{IN} through an external resistor to set the bias current in the diode. Thermal simulation has shown that the thermal monitor on the controller die is within 5°C of the MOSFETs.

Applications Information

Typical Application Circuit

The typical MxL7213 application circuit is shown in [Figure](#page-21-2) 20. External component selection is primarily determined by the maximum load current and output voltage. Refer to Table 11 for a selection of various design solutions. Additional information about selecting external compensation components can be found in the [Stability](#page-27-0) and Compensation section. **The propertion of the pro[d](#page-21-2)uct (or properties)**
 The properties and the set of the MOSFETs.
 The properties of properties (or properties of properties of properties of properties of angles of properties of the propertie

V_{IN} to V_{OUT} Step-Down Ratios

For a given input voltage, there are limitations to the maximum possible V_{IN} and V_{OUT} stepdown ratios.

The MxL7213 has a maximum duty cycle of 90% at 500kHz, meaning the maximum output voltage will be approximately $0.9 \times V_{IN}$. When running at high duty cycle, output current can be limited by the power dissipation in the high-side MOSFET. The minimum output voltage from a given input is controlled by the minimum on-time which is 90ns. The minimum output voltage is V_{IN} x f_{SW}(MHz) x 0.09µs. To get a lower output voltage, reduce the switching frequency.

Figure 20: Typical 5V_{IN} to 16V_{IN}, 1.5V and 1.2V Outputs

Output Voltage Programming

The PWM controller has an internal 0.6V reference. A resistor R_{FB} between the VFB and SGND pins programs the output voltage. A 60.4kΩ internal feedback resistor is connected from VOUTS1 to VFB1 and from VOUTS2 to VFB2, as illustrated in the functional block diagram.

 R_{FB} values for corresponding standard V_{OUT} values are shown in [Table 6](#page-21-4). Use the following equation to determine the RFB value for other VOUT levels:

$$
V_{OUT} = \frac{0.6 \times (60.4 + R_{FB})}{R_{FB}}
$$

When paralleling multiple channels and devices, a common R_{FB} resistor may be used. Select the R_{FB} as explained above. Note that VFB pins have an I_{FB} max of 20nA per channel. To reduce V_{OUT} error due to I_{FB} , use an additional R_{FB} and connect corresponding VOUTS to VOUT as shown in [Figure 21](#page-22-4).

When paralleling multiple channels and devices:

Tie all COMP pins together for current sharing between the phases.

■ Tie the TRACK pins together and use a single soft-start capacitor to soft-start the regulator.

Exercise the soft-start current parameter by the number of paralleled channels when solving the softstart equation. (Refer to the Soft Start and Output Voltage Tracking section).

Input Capacitors

Connect the MxL7213 to a low impedance DC source. Use four 22µF ceramic input capacitors to reduce RMS ripple current on the regulator input.

A bulk input capacitor is required if the source impedance is high or the source capacitance is low. For additional bulk input capacitance, use a surface mount 47µF to 100µF aluminum electrolytic bulk capacitor.

Output Capacitors

The bulk output capacitors, denoted as C_{OUT} , need to have low enough effective series resistance (ESR) to meet output voltage ripple and transient requirements. The MxL7213 can use low ESR tantalum capacitors, low ESR polymer capacitors, ceramic capacitors or a combination for C_{OUT} . Refer to [Table 11](#page-33-1) for C_{OUT} recommendations that optimize performance for different output voltages.

Pulse-Skipping Mode Operation

Pulse-skipping mode enables the module to skip cycles at light loads which reduces switching losses and increases efficiency at low to intermediate currents. To enable this mode, connect the MODE PLLIN pin to the INTVCC pin.

Forced Continuous Operation

Forced continuous operation is recommended when fixed frequency is more important than light load efficiency, and when the lowest output ripple is desired. To enable this mode, connect the MODE PLLIN pin to GND.

Multiphase Operation

Multiphase operation is used to achieve output currents greater than 13A. It can be used with both MxL7213 channels to achieve one 26A output. It can also be used by paralleling multiple MxL7213s and running them out of phase to attain one single high current output, up to 100A. Ripple current in both the input and output capacitors is substantially lower using a multiphase design when the number of phases multiplied by the output voltage is less than the input voltage. Input RMS ripple current and output ripple amplitude is reduced by the number of phases used while the effective ripple frequency is multiplied by the number of phases used. The MxL7213 is a peak current mode controlled device which results in very good current sharing between parallel modules and balances the thermal loading. **and may not be ordered (OBS)**

Up to 8 phases can be paralleled by using each MxL7213 channel's PHASMD, MODE_PLLIN and CLKOUT pins. When the CLKOUT pin is connected to the following stage's MODE_PLLIN pin, the frequency and the phase of both devices are locked. Phase difference can be obtained between MODE_PLLIN and CLKOUT of 120 degrees, 60 degrees or 90 degrees respectively by connecting the PHASMD pin to INTVCC, SGND or left floating. [Figure 21](#page-22-4)

shows an example of parallel operation and [Figure 22](#page-23-0) shows examples of 2-phase, 4-phase and 6-phase designs.

Figure 21: 4-Phase Parallel Configuration

Figure 22: Examples of 2-Phase, 4-Phase and 6-Phase Operation with PHASMD Table

Input RMS Ripple Current **Cancellation**

[Figure 23](#page-24-2) illustrates the RMS ripple current reduction that is expected as a function of the number of interleaved phases.

Frequency Selection and Phase-Lock Loop

To increase efficiency, the MxL7213 works over a range of frequencies. For lower output voltages or duty cycles, lower frequencies are recommended to lower MOSFET switching losses and improve efficiency. For higher output voltages or duty cycles, higher frequencies are recommended to limit inductor ripple current. Refer to the efficiency graphs and their operating frequency conditions. When selecting an operating frequency, keep the highest output voltage in mind.

Use an external resistor between the FSET pin and SGND to set the switching frequency. An accurate 10µA current source into the resistor sets a voltage that programs the frequency. Alternately, a DC voltage can be applied to FSET to program the frequency. [Figure 24](#page-24-3) illustrates the operating frequency versus FSET pin voltage.

An external clock with a frequency range of 250kHz to 780kHz and a voltage range of 0V to $INTV_{CC}$ can be connected to the MODE_PLLIN pin. The high level threshold of the clock input is 1.6V and the low level threshold of the clock input is 1V.

The MxL7213 integrates the PLL loop filter components. Ensure that the initial switching frequency is set with an external resistor before locking to an external clock. Both regulators will operate in continuous mode while being synchronized to an external clock signal.

The PLL phase detector output charges and discharges the internal filter network with a pair of complementary current sources. When an external clock is connected, an internal switch disconnects the external FSET frequency resistor. The switching frequency then locks to the incoming external clock. If no external clock is connected, then the internal switch is on, which connects the external FSET frequency set resistor.

Figure 24: Operating Frequency vs. FSET Pin Voltage

Minimum On-Time

Minimum On-Time $t_{ON(MIN)}$ is the shortest time the controller can turn on the high-side MOSFET of either channel. Approaching this time may be more of an issue in low duty cycle applications. Use the following equation to make sure the on-time is above this minimum:

$$
\frac{V_{OUT}}{V_{IN} \times FREQ} > t_{ON(MIN)}
$$

If the on-time falls below this minimum, the channel will start to skip cycles. In this case, the output voltage continues to regulate, however output ripple increases. Lowering the switching frequency increases on-time. Minimum on-time specified in the electrical characteristics is 90ns.

Soft Start and Output Voltage **Tracking**

A capacitor C_{SS} can be connected from the TRACK pin to ground to implement soft start. The TRACK pin is charged by a 1.25µA current source up to the reference voltage and then on to INTV_{CC}. The MxL7213 has a smooth transition from TRACK to V_{OUT} as shown in Figure 25. If the RUN pin is below 1.2V, the TRACK pin is pulled low. The following equation can be used to calculate soft-start time, defined as when PGOOD asserts: **The product of the product of the product of the selection**
 The product selection concident racking is shown in Figure 2.6.
 The PRACK pin to the product of the selection
 The TRACK pin to to the product of the sele uency indeases on-time.
 deviation in the electrical characteristics applicable for V_{TRACK(SLAVE)} <
 diplicable for VTRACK(SLAVE) <
 diplicable for VTRACK(SLAVE) <
 diplicable for VTRACK(SLAVE) <
 diplicable f and may not be ordered (OBS)

$$
t_{SOFTSTART} = \left(\frac{C_{SS}}{1.25 \mu A}\right) \times 0.65 V
$$

Figure 25: V_{OUT} and V_{TRACK} versus Time

The MODE PLLIN pin selects between forced continuous mode or pulse-skipping mode during steady-state operation. Regardless of the mode selected, the module channels will always start in pulse-skipping mode up to TRACK = $0.5V$. Between TRACK = $0.5V$ and $0.54V$, it will operate in forced continuous mode. Once TRACK > 0.54V, it will follow the selected mode.

The TRACK pins can be used to externally program the output voltage tracking. The output may be tracked up and down with another regulator. The master regulator's output is divided down with an external resistor divider that is the same as the slave regulator's feedback divider to implement coincident tracking. Note that each MxL7213 channel has an internal accurate 60.4kΩ for the top feedback resistor. Refer to the equation below, which is applicable for $V_{\text{TRACK(SLAVE)}}$ < 0.8V. An example of coincident tracking is shown in [Figure 26.](#page-26-1)

$$
V_{OUT(SLAVE)} = \left(1 + \frac{60.4k}{R_{TA}}\right) \times V_{TRACK(SLAVE)}
$$

Figure 27: Output Coincident Tracking Waveform

The ramping voltage is applied to the track pin of the slave. Since the same resistor values are used to divide down the output of the master and to set the output of the slave, the slave tracks with the master coincidentally until its final value it achieved. The master continues from the slave's regulation point to its final value. In [Figure 26,](#page-26-1) R_{TA} is equal to R_{FB2} for coincident tracking.

Ratiometric power up can be implemented by tying the TRACK pins together and connecting a capacitor from TRACK to ground. For existing designs where this is not If desired, a pull up resistor can be connected from the PGOOD pins to a supply voltage with a maximum level of ≤ 6V.

delay when VFB voltage goes out of the monitoring

window.

Stability and Compensation

The MxL7213 is internally compensated across the range of all input and output voltages so additional compensation is not typically required. [Table 11](#page-33-1) covers most application requirements.

For low output capacitance or low output voltage applications, sometimes a reasonable loop bandwidth and improved phase margin can be obtained by adding a series R-C circuit between the COMP pin and SGND.

Additional Compensation Information

When the loop gain crosses 0dB at a slope steeper than -20dB / decade, the phase margin sometimes can be inadequate. This is when a small C_{FF} capacitor may offer some help. This C_{FF} capacitor is connected between the VOUTS and FB pins and is in parallel with the 60.4kΩ internal upper feedback resistor. The C_{FF} , together with the upper and lower feedback resistors, form a lead compensation network that inserts a "Zero" in the loop at a frequency followed by a "Pole" at a higher frequency. This gives the loop a phase boost mainly between the Zero and C Pole frequencies. **The properties of the product (or product the product (or product)**

The C_{FF} capacitor may offer

The C_{FF} chase of the connected between the

rallel with the 60.4k Ω

In the product of the constraints (or product o **draggin sometimes can be**
 data show that is connected between the

in parallel with the 60.4kQ

stor. The C_{FF} together with the

stor. The C_{FF} together with the

stor. The C_{FF} together with the

in parallel with **a** "Zero" in the loop at a

ly between the Zero and

ly between the Zero and

Since the addition

60.4k feedback resistor

a feedback "Zero" (52).

The final crossover
 $\overline{0 \times C_{FF}}$

or high frequency signals

The RUN1

 C_{FF} , in conjunction with the upper 60.4k feedback resistor located inside the module, creates a feedback "Zero" (Fz).

$$
Fz = \frac{1}{2 \times \pi \times 60400 \times C_{FF}}
$$

This added zero makes it easier for high frequency signals to pass from the output back to the FB pin which helps boost the loop's phase margin.

The "Pole" in the lead compensation network can be calculated as:

$$
Fp = \frac{60400 + R_{FB}}{2\pi \times 60400 \times R_{FB} \times C_{FF}}
$$

For maximum effect, C_{FF} should be selected to place the peak of the phase boost right at the crossover frequency. [Figure 28](#page-27-3) shows the available phase boost normalized to the Fz frequency of 1.

Figure 28: C_{FF} Phase Boost vs. **Frequency Fzero Normalized to 1**

As a starting point, calculate C_{FF} from the following equation, where F_{CO} is the crossover frequency.

$$
C_{FF} = \frac{1}{2 \times \pi \times 60400 \times F_{CO}}
$$

Since the addition of a C_{FF} also brings about a gain boost, the final crossover frequency will increase somewhat. So it may take several iterations to achieve the highest phase margin.

Enabling the Channels

The RUN1 and RUN2 pins enable and disable the module's two channels. If either channel is activated using a run pin, then INTVCC is activated. The typical enable threshold of the RUN pins is 1.25V, with a hysteresis of 150mV and a maximum of 1.4V. For 5V operation, they can be pulled up to VIN. For higher than 5V operation, a 10kΩ to 100kΩ resistor and 5V Zener diode can be used to enable the channels.

Alternately, the RUN pins can be left floating and the channels will turn on upon application of V_{IN} . For output voltage sequencing applications, the RUN pins can be connected to another channel's or device's PGOOD pins.

When using paralleled mode, connect the RUN pins together and use a single control. See [Figure 20](#page-21-2).

 $INTV_{CC}$ and $EXTV_{CC}$

The VIN input voltage powers an internal 5V low dropout regulator. The regulator output (INTVCC) provides voltage to the control circuitry of the module. Alternatively, the EXTVCC pin allows an external 5V supply to be used to eliminate the 5V LDO power dissipation in power sensitive applications.

Differential Remote Sense Amplifier

For output voltages ≤3.3V, the MxL7213's differential remote sense amplifier can be used to accurately sense voltages at the load. This is particularly useful in high current load conditions. The DIFFP and DIFFN pins must be connected properly to the remote load point, and the DIFFOUT pin must be connected to the corresponding VOUTS1 or VOUTS2 pin.

SW Pins

Use the SW pins to monitor the switching node of each channel. These pins are generally used for testing or monitoring. During normal operation, these pins should be unconnected and left floating. However, in conjunction with an external series R-C snubber circuit, these pins can be used to dampen ringing on the switch node which may be caused by LC parasitics in the switched current paths.

Temperature Monitoring (TEMP)

An internal temperature sensing diode / PNP transistor is used to monitor its V_{BE} voltage over temperature, thus serving as a temperature monitor. Its forward voltage and temperature coefficient are shown in the electrical characteristics section and plotted in [Figure 29](#page-28-5). It is connected to VIN through a pullup resistor R_{TFMP} to limit the current to 100μA. It is recommended to set a 60µA minimum current in applications where V_{IN} varies over a wide range. See [Figure 30](#page-28-6) for an example on how to use this feature.

Fault Protection

The MxL7213 modules support overcurrent, output overvoltage, and overtemperature protection.

The overcurrent triggers at a nominal load of 20A. Overcurrent during four consecutive switching cycles initiates a hiccup mode. During hiccup, the high-side and low-side MOSFETs are turned off for 100ms. A soft start is attempted following the hiccup. If the overcurrent persists, the hiccup will continue.

The overvoltage triggers when the output voltage is 10% above set-point and the high-side MOSFET is kept off while the low-side MOSFET turns on, clamping the output voltage.

The overtemperature triggers at 145°C and turns off the two MOSFETs. When the temperature cools down below 130°C, the module soft-starts.

A fuse or circuit breaker should be selected to limit the current to the regulator during overvoltage in case of an internal top MOSFET fault. If the internal top MOSFET fails, then turning it off will not resolve the overvoltage, thus the internal bottom MOSFET will turn on indefinitely trying to protect the load. Under this fault condition, the input voltage will source very large currents to ground through the failed internal top MOSFET and enabled internal bottom MOSFET. This can cause excessive heat and board damage depending on how much power the input voltage can deliver to this system. A fuse or circuit breaker can be used as a secondary fault protector in this situation. **data show the sheet are no longer are the manufacture of the internal convection"** standard. JESD51-2A "In the internal convection" standard. JESD51-2 **Excession** internal top MOSFETTails, and the construction. Since overvoltage, thus the construction. Since overvoltage, thus the construction. Since on indefinitely trying to application will be different from internal bo

Thermal Considerations and Output Current Derating

The design of the MxL7213 module removes heat from the bottom side of the package effectively. Thermal resistance from the bottom substrate material to the printed circuit board is very low.

Proper thermal design is critical in controlling device temperatures and in achieving robust designs. There are many factors that affect the thermal performance. One key factor is the temperature rise of the devices in the package, which is a function of the thermal resistances of the devices inside the package and the power being dissipated. The thermal resistances of the MxL7213 are shown in the "Operating Ratings" section of this datasheet. The JEDEC Θ_{JA} thermal resistance provided is based on tests that comply with the JESD51-2A "Integrated Circuit Thermal Test Method Environmental Conditions – Natural Convection" standard. JESD51 is a group of standards whose intent is to provide comparative data based on a standard test condition which includes a defined board construction. Since the actual board design in the final application will be different from the board defined in the standard, the thermal resistances in the final design may be different from those shown. **The product of the state of the state of the MxL72**
 The product (or product and the state of the MxL72)
 The product (or product to product and the state of the MxL72)
 The product (or product to produce the state o

Figure 33, Figure 34, Figure 36, [Figure 37](#page-31-6) and [Figure 39](#page-32-1) show output current derating versus ambient temperature for various V_{IN} and V_{OUT} (V_{IN} / V_{OUT}) ratios with 0, 200, and 400 LFM of airflow. The total package power dissipation (P_{PKG}) is dependent on the final application and is the sum of the losses for the two channels. The power losses for a channel will depend mainly on the input voltage, output voltage, and output current. [Figure 32,](#page-31-0) Figure 35 and Figure 38 show the power losses for input voltages of 5V and 12V and for V_{OUT} voltages of 1V, 2.5V, and 5.0V respectively $(V_{\text{IN}}/V_{\text{OUT}})$.

Power Derating

Table 7: Θ_{JA} and Derating Curves Corresponding to 1.0V Output

Table 8: ѲJA and Derating Curves Corresponding to 2.5V Output

Table 9: Θ_{JA} and Derating Curves Corresponding to 5V Output

Table 11: Output Voltage Response vs. Component Matrix

1. Bulk capacitance is optional if V_{IN} has very low input impedance.

Layout Guidelines and Example

The MxL7213's high level of integration simplifies PCB board design. However, some layout considerations are still recommended for optimal electrical and thermal performance.

- Use large PCB copper areas for high current paths, including VIN, VOUT1 and VOUT2 and GND to minimize conduction loss and thermal stress in the PCB.
- Use a dedicated power ground layer, placed under the MxL7213.
- Use multiple vias to interconnect the top layer and other power layers to minimize via conduction loss and module thermal stress.
- Cap or plate over any vias that are directly placed on the pad.
- Use a separated SGND ground copper area for components that are connected to the signal pins. The SGND to GND should be connected underneath the module.
- Place high frequency ceramic input and output capacitors next to the VIN, VOUT and PGND pins to minimize high frequency noise.
- When paralleling modules, connect the VFB, VOUT and COMP pins together closely with an internal layer. For soft-start mode, the TRACK pins may be tied together via a common capacitor.
- Test points can be brought out for monitoring the signal pins.

An example layout for the top PCB layer is recommended for both LGA and BGA packages in [Figure 40.](#page-34-1)

Figure 40: Recommended PCB Layout

Mechanical Dimensions

15mm x 15mm x 4.41mm LGA

NOTE: ALL DIMENSIONS ARE IN MILLIMETERS, ANGLES ARE IN DEGREES.

Drawing No.: POD-00000083 Drawing No.: POD-00000083

Revision: B

Figure 41: Mechanical Dimensions, LGA

Recommended Land Pattern and Stencil

15mm x 15mm x 4.41mm LGA

NOTE: ALL DIMENSIONS ARE IN MILLIMETERS, ANGLES ARE IN DEGREES.

Drawing No.: POD-00000083

Revision: B

Figure 42: Recommended Land Pattern and Stencil, LGA

Mechanical Dimensions

15mm x 15mm x 5.01mm BGA

TERMINAL DETAILS

PAD LOCATION

Drawing No.: POD-00000084

Revision: B

Figure 43: Mechanical Dimensions, BGA

Recommended Land Pattern and Stencil

15mm x 15mm x 5.01mm BGA

TYPICAL RECOMMENDED STENCIL

NOTE: ALL DIMENSIONS ARE IN MILLIMETERS, ANGLES ARE IN DEGREES.

Drawing No.: POD-00000084

Figure 44: Recommended Land Pattern and Stencil, BGA

MxL7213 Component Pinout

Table 12: MxL7213 Component Pinout

Ordering Information

Table 13: Ordering Information(1)

1. Refer to www.maxlinear.com/MxL7213 for most up-to-date Ordering Information.

2. Visitwww.maxlinear.com for additional information on Environmental Rating.

The product of products) mentioned in this **data sheet city for the manufactured**
and may no longer being manufactured
and manufactured in the manufactured and may no foroducts) ment

MaxLinear, Inc. 5966 La Place Court, Suite 100 Carlsbad, CA 92008 760.692.0711 p. 760.444.8598 f. The product of the products) mentioned in this search that the correction of the product of the produc **data sheet cripton brothers**
and may no longites manufactured in the cripton of the individual cripton in the cripton of the individual in the cripton of the cripton of the cripton crisis cripton carsbad, CA 92008
Existed **and may no force fish**
and may no force fish ment
and force fish ment
and force out, suite 100
s966 La Place Court, Suite 100

<www.maxlinear.com>

The content of this document is furnished for informational use only, is subject to change without notice, and should not be construed as a commitment by MaxLinear, Inc. MaxLinear, Inc. assumes no responsibility or liability for any errors or inaccuracies that may appear in the informational content contained in this guide. Complying with all applicable copyright laws is the responsibility of the user. Without limiting the rights under copyright, no part of this document may be reproduced into, stored in, or introduced into a retrieval system, or transmitted in any form or by any means (electronic, mechanical, photocopying, recording, or otherwise), or for any purpose, without the express written permission of MaxLinear, Inc.

Maxlinear, Inc. does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications unless MaxLinear, Inc. receives, in writing, assurances to its satisfaction that: (a) the risk of injury or damage has been minimized; (b) the user assumes all such risks; (c) potential liability of MaxLinear, Inc. is adequately protected under the circumstances.

MaxLinear, Inc. may have patents, patent applications, trademarks, copyrights, or other intellectual property rights covering subject matter in this document. Except as expressly provided in any written license agreement from MaxLinear, Inc., the furnishing of this document does not give you any license to these patents, trademarks, copyrights, or other intellectual property.

MaxLinear, the MaxLinear logo, and any MaxLinear trademarks, MxL, Full-Spectrum Capture, FSC, G.now, AirPHY and the MaxLinear logo are all on the products sold, are all trademarks of MaxLinear, Inc. or one of MaxLinear's subsidiaries in the U.S.A. and other countries. All rights reserved. Other company trademarks and product names appearing herein are the property of their respective owners.

© 2019 MaxLinear, Inc. All rights reserved.