

XRT73L02M

TWO CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT

MAY 2003 REV. 1.0.0

GENERAL DESCRIPTION

The XRT73L02M is a two-channel fully integrated Line Interface Unit (LIU) for E3/DS3/STS-1 applications. It incorporates independent Receivers, Transmitters in a single 100 pin TQFP package.

The XRT73L02M can be configured to operate in either E3 (34.368 MHz), DS3 (44.736 MHz) or STS-1 (51.84 MHz) modes. The transmitter can be turned off or tri-stated for redundancy support and for conserving power.

The XRT73L02M's differential receiver provides high noise interference margin and is able to receive the data over 1000 feet of cable or with up to 12 dB of cable attenuation.

The XRT73L02M provides both Serial Microprocessor Interface as well as Hardware mode for programming and control.

The XRT73L02M supports local, remote and digital loop-backs. The XRT73L02M also contains an on-board Pseudo Random Binary Sequence (PRBS) generator and detector with the ability to insert and detect single bit error.

FEATURES

RECEIVER:

- On chip Clock and Data Recovery circuit for high input jitter tolerance.
- Meets the jitter tolerance requirements as specified in ITU-T G.823_1993 for E3 and Telcordia GR-499-CORE for DS3 applications.
- Detects and Clears LOS as per G.775.
- Receiver Monitor mode handles up to 20 dB flat loss with 6 dB cable attenuation.
- On chip B3ZS/HDB3 encoder and decoder that can either be enabled or disabled.
- On-chip clock synthesizer generates the appropriate rate clock from a single frequency XTAL.

- Provides low jitter clock outputs for either DS3,E3 or STS-1 rates.
- On-chip clock synthesizer provides the appropriate rate clock from a single 12.288 MHz Clock.
- · Provides low jitter output clock.

TRANSMITTER:

- Compliant with Bellcore GR-499, GR-253 and ANSI T1.102 Specification for transmit pulse
- Tri-state Transmit output capability for redundancy applications
- · Transmitter can be turned on or off.


CONTROL AND DIAGNOSTICS:

- 5 wire Serial Microprocessor Interface for control and configuration.
- Supports optional internal Transmit Driver Monitoring.
- PRBS error counter register to accumulate errors.
- Hardware Mode for control and configuration.
- Supports Local, Remote and Digital Loop-backs.
- Single 3.3 V ± 5% power supply.
- 5 V Tolerant I/O.
- Available in 100 pin TQFP.
- -40°C to 85°C Industrial Temperature Range.

APPLICATIONS

- E3/DS3 Access Equipment.
- STS1-SPE to DS3 Mapper.
- DSLAMs.
- Digital Cross Connect Systems.
- CSU/DSU Equipment.
- · Routers.
- Fiber Optic Terminals.

FIGURE 1. BLOCK DIAGRAM OF THE XRT 73L02M




TRANSMIT INTERFACE CHARACTERISTICS

- · Accepts either Single-Rail or Dual-Rail data from Terminal Equipment and generates a bipolar signal to the line
- · Integrated Pulse Shaping Circuit.
- Built-in B3ZS/HDB3 Encoder (which can be dis-
- Accepts Transmit Clock with duty cycle of 30%-70%.
- Generates pulses that comply with the ITU-T G.703 pulse template for E3 applications.
- Generates pulses that comply with the DSX-3 pulse template, as specified in Bellcore GR-499-CORE and ANSI T1.102_1993.
- Generates pulses that comply with the STSX-1 pulse template, as specified in Bellcore GR-253-CORE.
- Transmitter can be turned off in order to support redundancy designs.

RECEIVE INTERFACE CHARACTERISTICS

- Integrated Adaptive Receive Equalization for optimal Clock and Data Recovery.
- Declares and Clears the LOS defect per ITU-T G.775 requirements for E3 and DS3 applications.
- Meets Jitter Tolerance Requirements, as specified in ITU-T G.823 1993 for E3 Applications.
- Meets Jitter Tolerance Requirements, as specified in Bellcore GR-499-CORE for DS3 Applications.
- · Declares Loss of Signal (LOS) and Loss of Lock (LOL) Alarms.
- · Built-in B3ZS/HDB3 Decoder (which can be disabled).
- Recovered Data can be muted while the LOS Condition is declared.
- Outputs either Single-Rail or Dual-Rail data to the Terminal Equipment.

FIGURE 2. PIN OUT OF THE XRT73L02M




ORDERING INFORMATION

PART NUMBER	PACKAGE	OPERATING TEMPERATURE RANGE
XRT73L02MIV	14mm x 14mm 100 Pin TQFP	-40°C to +85°C

TABLE OF CONTENTS

GENERAL DESCRIPTION	. 1
FEATURES	1
APPLICATIONS	
Figure 1. Block Diagram of the XRT73L02M	
Transmit Interface Characteristics	2
Receive Interface Characteristics	2
Figure 2. Pin Out of the XRT73L02M	3
ORDERING INFORMATION	3
TABLE OF CONTENTS	1
PIN DESCRIPTIONS (BY FUNCTION)	. 4
TRANSMIT INTERFACE	
Receive Interface	6
CLOCK INTERFACE	9
OPERATING MODE SELECT	10
CONTROL AND ALARM INTERFACE	14
ANALOG POWER AND GROUND	
DIGITAL POWER AND GROUND	16
1.0 ELECTRICAL CHARACTERISTICS	17
Table 1: Absolute Maximum Ratings	17
Table 2: DC Electrical Characteristics:	17
2.0 TIMING CHARACTERISTICS	18
Figure 3. Typical interface between terminal equipment and the XRT73L02M (dual-rail data)	18
Figure 4. Transmitter Terminal Input Timing	18
Figure 5. Receiver Data output and code violation timing	
Figure 6. Transmit Pulse Amplitude test circuit for £3, DS3 and STS-1 Rates	
3.0 LINE SIDE CHARACTERISTICS:	
3.1 E3 LINE SIDE PARAMETERS:	. 20
Figure 7. Pulse Mask for E3 (34.368 mbits/s) interface as per itu-t G.703	20
TABLE 3: E3 TRANSMITTER LINE SIDE OUTPUT AND RECEIVER LINE SIDE INPUT SPECIFICATIONS	
Figure 8. Bellcore GR-253 CORE Transmit Output Pulse Template for SONET STS-1 Applications	22
Table 4: STS-1 Pulse Mask Equations	
TABLE 5: STS-1 TRANSMITTER LINE SIDE OUTPUT AND RECEIVER LINE SIDE INPUT SPECIFICATIONS (GR-253).	
Figure 9. Transmit Ouput Pulse Template for DS3 as per Bellcore GR-499	23
TABLE 7: DS3 TRANSMITTER LINE SIDE OUTPUT AND RECEIVER LINE SIDE INPUT SPECIFICATIONS (GR-499)	24
Figure 10. Microprocessor Serial Interface Structure	25
Figure 11. Timing Diagram for the Microprocessor Serial Interface	
TABLE 8: MICROPROCESSOR SERIAL INTERFACE TIMINGS (TA = 250C, VDD=3.3V± 5% AND LOAD = 10PF)	26
FUNCTIONAL DESCRIPTION:	27
4.0 The Transmitter Section:	27
Figure 12. Single-Rail or NRZ Data Format (Encoder and Decoder are Enabled)	27
Figure 13. Dual-Rail Data Format (encoder and decoder are disabled)	27
4.0.1 Transmit Clock:	
4.0.2 B3ZS/HDB3 Encoder:	. 28
Figure 14. B3ZS Encoding Format	
4.0.3 Transmit Pulse Shaper:	
Figure 15. HDB3 Encoding Format	
4.0.4 Transmit Drive Monitor:	
4.0.5 Transmitter Section On/Off:	
Figure 16. Transmit Driver Monitor set-up.	
5.0 The Receiver Section:	
5.0.1 AGC/Equalizer:	. 31





RE	V.	1.	0.	С

Figure 17. Interference Margin Test Set up for DS3/STS-1	
Figure 18. Interference Margin Test Set up for E3.	
TABLE 9: INTERFERENCE MARGIN TEST RESULTS	
5.0.2 Clock and Data Recovery:	
5.0.3 B3ZS/HDB3 Decoder:	
5.0.4 LOS (Loss of Signal) Detector:	
TABLE 10: THE ALOS (ANALOG LOS) DECLARATION AND CLEARANCE THRESHOLDS FOR A GIVEN SETTING OF	34
LOSTHR AND REQEN (DS3 AND STS-1 APPLICATIONS)	2.4
Figure 19. Loss Of Signal Definition for E3 as per ITU-T G.775	
Figure 20. Loss of Signal Definition for E3 as per ITU-T G.775.	
6.0 Jitter:	
6.0.1 Jitter Tolerance - Receiver: Figure 21. Jitter Tolerance Measurements	
Figure 22. Input Jitter Tolerance For DS3/STS-1	
Figure 23. Input Jitter Tolerance for E3	
Table 11: Jitter Amplitude versus Modulation Frequency (Jitter Tolerance)	
TABLE 11: JITTER AMPLITUDE VERSUS MODULATION PREQUENCY (JITTER TOLERANCE)	
TABLE 12: JITTER TRANSFER SPECIFICATION/REFERENCES	
Figure 24. Jitter Transfer Requirements and Jitter Attenuator Performance	
6.1.1 Jitter Generation:	39
7.0 Serial Host interface	
Table 14: Functions of shared pins	
TABLE 14: FUNCTIONS OF SHARED PINS	40
TABLE 16: REGISTER MAP DESCRIPTION - GLOBAD	
TABLE 17: REGISTER MAP AND BIT NAMES CHANNEL 0 REGISTERS	
TABLE 18: REGISTER MAP AND BIT NAMES - CHANNEL 1 REGISTERS	
TABLE 10. REGISTER MAD DESCRIPTION	. 42
Table 20: Register Map Description	. 43
8.1 PRBS GENERATOR AND DETECTOR:	. 41 47
8.2 LOOPBACKS:	
8.2.1 ANALOG LOOPBACK:	
Figure 25. PRBS MODE	
8.2.2 DIGITAL LOOPBACK:	49
Figure 26. Analog Loopback	49
8.2.3 REMOTE LOOPBACK:	50
Figure 27. Digital Loopback	
8.3 TRANSMIT ALL ONES (TAOS):	
Figure 28. Remote Loopback	51
Figure 29. Transmit All Ones (TAOS)	51
APPENDIX	. 52
Figure 30. EVALUATION BOARD SCHEMATICS	52
Figure 31. Evaluation Board Schematics	
ORDERING INFORMATION	
PACKAGE DIMENSIONS - 14X20 MM, 100PIN PACKAGE	54
REVISIONS	55

PIN DESCRIPTIONS (BY FUNCTION)

TRANSMIT INTERFACE

Pin#	SIGNAL NAME	Түре		DESCRIPTION			
81	TxON	I	Transmitter ON Input: This pin is active only when the corresponding TxON bit is set. Table below shows the status of the transmitter based on theTxON bit and TxON pin settings.				
				Bit	Pin	Transmitter Status]
		>		0	0	OFF	
	Q	20		0	1	OFF	
	9	13 1	2	1	0	OFF	
		Sy	di,	1	1	ON	
			wher 2. Whe state 3. This	n the TxON_n n Transmitters ed pin is internall	bits in the cha are turned off v pulled up.	ntrol the TTIP and TRING nnel register are set . the TTIP and TRING of	
78 48	TxCLK_0 TxCLK_1	ı				EG - Channel 0: EG - Channel 1:	
40	TAGEN_1		The frequence The duty cyc By default, in	cy accuracy of le can be 30%	this input clock -70%. npled on the t	must be of nominal bit recognitions and the must be of nominal bit recognitions.	
76	TNEG_0	I		gative Data In		(A) (A)	
50	TNEG_1		In Dual-rail TxCLK_n Note: These	e input pins are	oins are sample ignored and	I 1: pled on the falling or r must be grounded if the il data from the Terminal	Transmitter
77	TPOS_0	I	Transmit Po	sitive Data Inp	out - Channel	0:	
49	TPOS_1			sitive Data Inpositive Data Inp			
70	TTIP_0	0		IP Output - Ch			
56	TTIP_1			IP Output - Chalong with TRI		bipolar signals to the lin	ne using a 1:1
71	TRING_0	0		ng Output - Cl			
55	TRING_1			ng Output - Cl long with TTIP		ar signals to the line usir	ng a 1:1 trans-

TRANSMIT INTERFACE

Pin#	SIGNAL NAME	Түре	DESCRIPTION					
30	TxClkINV/	I	Hardware Mode: Transmit Clock Invert					
	SCIk		Host Mode: Serial Clock Input:					
			Function of this pin depends on whether the XRT73L02M is configured to operate in Hardware mode or Host mode.					
			In Hardware mode, setting this input pin "High" configures all the Transmitters sample the TPOS_n and TNEG_n data on the rising edge of the $TxClk_n$.					
			Notes:					
			 If the XRT73L02M is configured in HOST mode, this pin functions as SClk input pin (please refer to the pin description for Microprocessor interface). 					
82	TxMON	201	Transmitter Monitor:					
	Q'A	O O	When this pin is pulled "High", MTIP and MRING are connected internally to TTIP and TRING and allows self monitoring of the transmitter.					
74	TxLEV_0	70	Transmit Line Build-Out Enable/Disable Select - Channel 0:					
52	TxLEV_1	20,4	Transmit Line Build-Out Enable/Disable Select - Channel 1:					
	•	Day 9	These input pins select the Transmit Line Build-Out circuit.					
		m	Setting these pins to "High" disables the Line Build-Out circuit of Channel n. In this mode, Channel n outputs partially-shaped pulses onto the line via the TTIP_n and TRing_n output pins.					
			Setting these pins to "Low" enables the Line Build-Out circuit of Channel n. In this mode, Channel n outputs shaped pulses onto the line via the TTIP_n and TRing_n output pins.					
			To comply with the Isolated DSX-3/STSX-1 Pulse Template Requirements per Bellcore GR-499-CORE or Bellcore GR-253-CORE:					
			1. Set these pins to "1" if the cable length between the Cross-Connect and the transmit output of Channel is greater than 225 feet.					
			2. Set these pins to "0" if the cable length between the Cross-Connect and the transmit output of Channel is less than 225 feet.					
			These pins are active only if the following two conditions are true:					
			a. The XRT73L02M is configured to operate in either the DS3 or SONET STS-1 Modes.					
			b. The XRT73L02M is configured to operate in the Hardware Mode.					
			NOTES:					
			These pins are internally pulled down.					
			 If the XRT73L02M is configured in HOST mode, these pins should be tied to GND. 					

TRANSMIT INTERFACE

PIN#	SIGNAL NAME	ТҮРЕ	DESCRIPTION
75	TAOS_0	I	Transmit All Ones Select - Channel 0:
51	TAOS_1		Transmit All Ones Select - Channel 1:
			A "High" on this pin causes the Transmitter Section of Channel_n to generate and transmit a continuous AMI all "1's" pattern onto the line. The frequency of this "1's" pattern is determined by TxClk_n.
			NOTES:
			 This input pin is ignored if the XRT73L02M is operating in the HOST Mode and should be tied to GND.
			Analog Loopback and Remote Loopback have priority over request.
			3. This pin is internally pulled down.

RECEIVE INTERFACE

Pin#	SIGNAL NAME	TYPE	DESCRIPTION				
1	REQEN_0	1	Receive Equalization Enable Input - Channel 0:				
25	REQEN_1	9/2	Receive Equalization Enable Input - Channel 1:				
			Setting this input pin "High" enables the Internal Receive Equalizer of Channel_n. Setting this pin "Low" disables the Internal Receive Equalizer. Notes: 1. This input pin is ignored and should be connected to GND if the XRT73L02M is operating in the HOST Mode				
			2. This pin is internally pulled down.				
31	RxON/	I	Hardware Mode: Receiver Turn ON Input				
	SDI		Host Mode: Serial Data Input:				
			Function of this pin depends on whether the XRT73L02M is configured to operate in Hardware mode or Host mode.				
			In Hardware mode, setting this input pin "High" turns on and enables the Receivers of all the channels.				
			NOTES:				
			 If the XRT73L02M is configured in HOST mode, this pin functions as SDI input pin (please refer to the pin description for Microprocessor Interface) 				
			2. This pin is internally pulled down.				
27	RxMON/	I	Hardware Mode: Receive Monitoring Mode				
	SDO		Host Mode: Serial Data Output:				
			In Hardware mode, when this pin is tied "High" all 2 channels configure into monitoring channels. In the monitoring mode, the Receiver is capable of monitoring the signals with 20 dB flat loss plus 6 dB cable attenuation. This allows monitoring very weak signal before declaring LOS.				
			In HOST Mode each channel can be independently configured to be a monitoring channel by setting the bits in the channel control registers.				
			NOTE: If the XRT73L02M is configured in HOST mode, this pin functions as SDO pin (please refer to the pin description for the Microprocessor Interface).				

RECEIVE INTERFACE

Pin#	SIGNAL NAME	Түре	DESCRIPTION			
91	RxCLK_0	0	Receive Clock Output - Channel 0:			
36	RXCLK_1		Receive Clock Output - Channel 1:			
			By default, RPOS and RNEG data sampled on the rising edge RxCLK			
			Set the RxCLKINV bit or tie RClkINV pin "High" to sample RPOS/RNEG data on the falling edge of RxCLK			
92	RPOS_0	0	Receive Positive Data Output - Channel 0:			
35	RPOS_1		Receive Positive Data Output - Channel 1:			
		>	NOTE: If the B3ZS/HDB3 Decoder is enabled in Single-rail mode, then the zero suppression patterns in the incoming line signal (such as: "00V", "000V", "B0V", "B00V") is removed and replaced with '0'.			
93	RNEG_0/LCV_0	00	Receive Negative Data Output/Line Code Violation Indicator - Channel 0:			
34	RNEG_1/LCV_1	DA	Receive Negative Data Output/Line Code Violation Indicator - Channel 1:			
	•	S 6	In Dual Rail mode, a negative pulse is output through RNEG.			
		100	Line Code Violation Indicator - Channel n:			
		9.	If configured in Single Rail mode then Line Code Violation will be output.			
8	RRING_0	d	Receive Ring Input - Channel 0:			
18	RRING_1	· h	Receive Ring Input - Channel 1:			
		Ó	These pins along with RTIP receive the bipolar line signal from the remote DS3/E3/STS-1 Terminal.			
9	RTIP_0	I	Receive TIP Input - Channel 0:			
17	RTIP_1		Receive TIP Input - Channel 1:			
			These pins along with RRING receive the bipolar line signal from the Remote DS3/E3/STS-1 Terminal.			
29	RxClkINV/	I	Hardware Mode: RxClk INVERT			
	CS		Host Mode: Chip Select:			
			Function of this pin depends on whether the XRT73L02M is configured to operate in Hardware mode or Host mode.			
			In Hardware mode, setting this input pin "High" configures the Receiver Section of all channels to invert the RxClk_n output signals and outputs the recovered data via RPOS_n and RNEG_n on the falling edge of RxClk_n.			
			NOTE: If the XRT73L02M is configured in HOST mode, this pin functions as CS input pin (please refer to the pin description for Microprocessor Interface).			

CLOCK INTERFACE

Pin#	SIGNAL NAME	Түре	DESCRIPTION				
66	E3CLK	I	E3 Clock Input (34.368 MHz ± 20 ppm): If any of the channels is configured in E3 mode, a reference clock 34.368 MHz is applied on this pin. Note: In single frequency mode, this reference clock is not required.				
63	DS3CLK	ı	DS3 Clock Input (44.736 MHz ± 20 ppm): If any of the channels is configured in DS3 mode, a reference clock 44.736 MHz. is applied on this pin. Note: In single frequency mode, this reference clock is not required.				
60	STS-1CLK/ 12M	ta she	STS-1 Clock Input (51.84 MHz ± 20 ppm): If any of the channels is configured in STS-1 mode, a reference clock 51.84 MHz is applied on this pin In Single Frequency Mode, a reference clock of 12.288 MHz ± 20 ppm is connected to this pin and the internal clock synthesizer generates the appropriate clock frequencies based on the configuration of the channels in E3, DS3 or STS-1.				
99	SFM_EN	Po	Single Frequency Mode Enable: Tie this pin "High" to enable the Single Frequency Mode. A reference clock of 12.288 MHz ± 20 ppm is applied. This offers the flexibility of using a low cost reference clock and configures the board for either E3 or DS3 or STS-1 without the need to change any components on the board. Tie this pin "Low" if single frequency mode is not selected. In this case, the appropriate reference clocks must be provided. Note: This pin is internally pulled down				
80 46	CLKOUT_0 CLKOUT_1	0	Clock output for channel 0 Clock output for channel 1 Low jitter clock is output for each channel based on the mode selection (E3,DS3 or STS-1) if the CLK_EN_n bit is set in the control register or CLKOUT_EN pin is tied "High". This eliminates the need for a separate clock source for the framer. Notes: 1. The maximum drive capability for the clockouts is 16 mA.				
45	CLKOUT_EN	I	Clock Output Enable in Single Frequency Mode: Tie this pin "High" to enable the output clocks via the CLKOUT pins.				



CONTROL AND ALARM INTERFACE

Pin#	SIGNAL NAME	Түре	DESCRIPTION
73	MRING_0	I	Monitor Ring Input - Channel 0:
53	MRING_1		Monitor Ring Input - Channel 1:
			The bipolar line output signal from TRING_n is connected to this pin via a 270 Ω resistor to check for line driver failure.
			Note: This pin is internally pulled "High".
72	MTIP_0	I	Monitor Tip Input - Channel 0:
54	MTIP_1		Monitor Tip Input - Channel 1:
		>	The bipolar line output signal from TTIP_n is connected to this pin via a 270-ohm resistor to check for line driver failure.
	%	0	Note: This pin is internally pulled "High".
79	DMO_0	0	Drive Monitor Output - Channel 0:
47	DMO_1	SZ O	Drive Monitor Output - Channel 1:
		Sheet	If MTIP_n and MRING_n has no transition pulse for 128 ± 32 TxCLK_n cycles, DMO_n goes "High" to indicate the driver failure. DMO_n output stays "High" until the next AMI signal is detected.
94	RLOS_0	0	Receive Loss of Signal Output Indicator - Channel 0:
33	RLOS_1	17:	Receive Loss of Signal Output Indicator - Channel 1:
			This output pin toggles "High" if the receiver has detected a Loss of Signal Condition. The criteria for declaring /clearing an LOS Condition depends upon whether it is operating in the E3 or STS-1/DS3 Mode.
95	RLOL_0	0	Receive Loss of Lock Output Indicator - Channel 0:
32	RLOL_1		Receive Loss of Lock Output Indicator - Channel 1:
			This output pin toggles "High" if a Loss of Lock Condition is detected. LOL (Loss of Lock) condition occurs if the recovered clock frequency deviates from the Reference Clock frequency (available at either E3CLK or DS3CLK or STS-1CLK input pins) by more than 0.5%.
11	RXA	****	External Resistor of 3 K Ω ± 1%
			Should be connected between RxA and RxB for internal bias.
12	RXB	****	External Resistor of 3K Ω ±1%.
			Should be connected between RxA and RxB for internal bias.
98	ĪCT	I	In-Circuit Test Input:
			Setting this pin "Low" causes all digital and analog outputs to go into a high-impedance state to allow for in-circuit testing. For normal operation, tie this pin "High".
			Note: This pin is internally pulled "High".
96	TEST	****	Factory Test Pin
			Note: This pin must be connected to GND for normal operation.



CONTROL AND ALARM INTERFACE

28	LOSMUT/	I/O	Hardware Mo	Hardware Mode: MUTE-upon-LOS Enable Input					
	ĪNT		Host Mode: Interrupt Ouput:						
			In Hardware Mode, setting pin "High" configures all the channels to Mute the recovered data on the RPOS_n and RNEG_n whenever one of the channels declares an LOS condition. RPOS_n and RNEG_n outputs are pulled "Low".						
			Muting of the Host Mode.	output data c	an be configure	ed/controlled on a per ch	annel basis in		
					•	n HOST mode, this pin t for the Microprocessor			
4	LLB 0	ı	Local Loop-b	ack - Chann	el 0:				
22		X .	Local Loop-k	oack - Chann	el 1:				
		100	This input pin	along with RI	_B_n configures	s different Loop-Back m	odes.		
	Y	The K	A "High" on th the Analog Lo			r" configures Channel_r	to operate in		
		SA	A "High" on the in the Digital I			gh" configures Channel	_n to operate		
		an	NOTE: This in the HOST Mo		ored and should	d be connected to GND	if operating in		
5	RLB 0	ı	Remote Loop	o-back - Chai	nnel 0:				
21	RLB_1	Ì	Remote Loop	Remote Loop-back- Channel 1:					
			This input pin along with LLB_n configures different Loop-Back modes.						
				A "High" on this pin with LLB_n set to "Low" configures Channel_n to operate in the Remote Loop-back Mode.					
			A "High" on the in the Digital L			gh" configures Channel	_n to operate		
				90	9, 9	0	1		
				RLB_n	LLB_n	Loopback Mode			
				0		Normal Operation			
				0	75	Analog Local			
				1	0	Remote			
				1	1	Digital			
				Note: This input pin is ignored and should be connected to GND when operating in the HOST Mode.					



MODE SELECT

PIN#	SIGNAL NAME	ТҮРЕ	DESCRIPTION
2	E3_0	I	E3 Mode Select Input
24	E3_1		A "High" on this pin configures in E3 mode.
			A "Low" on this pin configures in either STS-1 or DS3 mode depending on the settings on pins 3 and 23
			Notes:
			1. This pin is internally pulled down
			This pin is ignored if configured to operate in HOST mode.
3	STS1/DS3_0	l I	STS-1/DS3 Select Input
23	STS1/DS3_0 STS1/DS3_1	20	A "High" on these pins configures in STS-1 mode.
	Ab.	0.	A "Low" on these pins configures in DS3 mode.
	.0	Shoo	These pins are ignored if the E3_n pins are set to "High".
		70	Notes:
		(Ox	7. This pin is internally pulled down
		200	This pin is ignored if configured to operate in HOST mode.
26	HOST/HW	9	Host/Hardware Mode:
		170	Tie this pin "High" to configure in Host mode and "Low" for Hardware mode.
100	SR/DR	I ·	Single-Rail/Dual-Rail Select:
			Setting this "High" configures both the Transmitter and Receiver to operate in Single-rail mode and also enables the B3ZS/HDB3 Encoder and Decoder. In Single-rail mode, TNEG_n pin should be grounded.
			Setting this "Low" configures both the Transmitter and Receiver to operate in Dual-rail mode and disables the B3ZS/HDB3 Encoder and Decoder.
			Note: This pin is internally pulled down.

MICROPROCESSOR SERIAL INTERFACE - (HOST MODE)

			NOTE. This pin is internally pulled down.			
MICRO	MICROPROCESSOR SERIAL INTERFACE - (HOST MODE)					
Pin#	PIN # SIGNAL NAME TYPE DESCRIPTION					
29	CS	I	Microprocessor Serial Interface - Chip Select			
	RxCLKINV		Tie this "Low" to enable the communication with the Microprocessor Serial Interface.			
			Note: If configured in Hardware Mode, this pin functions as RxClkINV.			
30	SCLK	I	Serial Interface Clock Input			
	TxCLKINV		The data on the SDI pin is sampled on the rising edge of this signal. Additionally, during Read operations the Microprocessor Serial Interface updates the SDO output on the falling edge of this signal.			
			Note: If configured in Hardware Mode, this pin functions as TxClkINV.			

MICROPROCESSOR SERIAL INTERFACE - (HOST MODE)

Pin#	SIGNAL NAME	Түре	DESCRIPTION
31	SDI	I	Serial Data Input:
	RxON		Data is serially input through this pin.
			The input data is sampled on the rising edge of the SClk
			Notes:
			1. This pin is internally pulled down
			If configured in Hardware Mode, this pin functions as RxON.
27	SDO	I/O	Serial Data Output:
	RxMON	130	This pin serially outputs the contents of the specified Command Register during Read Operations. The data is updated on the falling edge of the SClk and this pin is tri-stated upon completion of data transfer.
	4	2%	Note: If configured in Hardware Mode, this pin functions as RxMON.
97	RESET	3/10	Register Reset: Setting this input pin "Low" causes to reset the contents of the Command Registers to their default settings and default operating configuration Note: This pin is internally pulled up.
28	ĪNT	1/0	INTERRUPT Output:
	LOSMUT		A transition to "Low" indicates that an interrupt has been generated. The interrupt function can be disabled by setting the interrupt enable bit to "0" in the Channel Control Register.
			Notes: 1. In Hardware mode, this pin functions as LOSMUT.
			This pin will remain asserted "Low" until the interrupt is serviced.

ANALOG POWER AND GROUND

NALOG F	POWER AND GRO	OUND	dered handloned
Pin#	SIGNAL NAME	Түре	DESCRIPTION
84	TxAVDD_0	****	Transmitter Analog 3.3 V ± 5% VDD - Channel 0
43	TxAVDD_1	****	Transmitter Analog 3.3 V ± 5% VDD - Channel 1
83	TxAGND_0	****	Transmitter Analog GND - Channel 0
44	TxAGND_1	****	Transmitter Analog GND - Channel 1
6	RxAVDD_0	****	Receiver Analog 3.3 V ± 5% VDD - Channel 0
20	RxAVDD_1	****	Receiver Analog 3.3 V ± 5% VDD - Channel 1
7	RxAGND_0	****	Receiver Analog GND - Channel_0
19	RxAGND_1	****	Receive Analog GND - Channel 1
86	AVDD_0	****	Analog 3.3 V ± 5% VDD - Channel 0
41	AVDD_1	****	Analog 3.3 V ± 5% VDD - Channel 1
85	AGND_0	****	Analog GND - Channel 0
42	AGND_1	****	Analog GND - Channel 1
13	AVDD	****	Analog 3.3 V ± 5% VDD



ANALOG POWER AND GROUND

Pin#	SIGNAL NAME	Түре	DESCRIPTION
10	AGND	****	Analog GND
14	AGND	****	Analog GND
15	AGND	****	Analog GND
16	AGND	****	Analog GND

DIGITAL POWER AND GROUND

Pin#	SIGNAL NAME	Түре	DESCRIPTION
69	TxVDD_0	****	Transmitter 3.3 V ± 5% VDD Channel 0
57	TxVDD_1	****	Transmitter 3.3 V ± 5% VDD Channel 1
68	TxGND_0	****	Transmitter GND - Channel 0
58	TxGND_1	****	Transmitter GND - Channel 1
89	RxDVDD_0	****	Receiver 3.3 V ± 5% VDD - Channel 0
38	RxDVDD_1	****	Receiver 3.3 V ± 5% VDD - Channel 1
90	RxDGND_0	****	Receiver Digital GND - Channel 0
37	RxDGND_1	****	Receiver Digital GND - Channel 1
87	DVDD_0	***	3.3 V ± 5% VDD - Channel 0
40	DVDD_1	****	3.3 V ± 5% VDD - Channel 188
88	DGND_0	****	Digital GND - Channel 0
39	DGND_1	****	Digital GND - Channel 1
61	DVDD	****	Digital VDD 3.3.v ± 5%
62	DVDD	****	Digital VDD 3.3.v ± 5%
67	DVDD	****	Digital VDD 3.3.v ± 5%
59	DGND	****	Digital GND
64	DGND	****	Digital GND
65	DGND	****	Digital GND

1.0 ELECTRICAL CHARACTERISTICS

TABLE 1: ABSOLUTE MAXIMUM RATINGS

SYMBOL	PARAMETER	MIN	MAX	UNITS	COMMENTS
V_{DD}	Supply Voltage	-0.5	6.0	V	Note 1
V _{IN}	Input Voltage at any Pin	-0.5	5+0.5	V	Note 1
I _{IN}	Input current at any pin		100	mA	Note 1
S _{TEMP}	Storage Temperature	-65	150	0C	Note 1
A _{TEMP}	Ambient Operating Temperature	-40	85	0C	linear airflow 0 ft./min
ThetaJA	Thermal Resistance		35	0C/W	linear air flow 0ft/min
ThetaJC	3		6	0C/W	
M _{LEVL}	Exposure to Moisture	5		level	EIA/JEDEC JESD22-A112-A
ESD	ESD Rating	2000		V	Note 2

Notes:

- 1. Exposure to or operating near the Min or Max values for extended period may cause permanent failure and impair reliability of the device.
- 2. ESD testing method is per MIL-STD-883D,M-3015.7

 TABLE 2: DC ELECTRICAL CHARACTERISTICS:

SYMBOL	PARAMETER	(P) (P)	MIN.	TYP.	MAX.	UNITS
DV_DD	Digital Supply Voltage	Cor	3,135	3.3	3.465	V
AV _{DD}	Analog Supply Voltage		3.135	3.3	3.465	V
I _{CC}	Supply current requirement		100	210	325	mA
P_{DD}	Power Dissipation		9	700	o 900	mW
V _{IL}	Input Low Voltage			60	0.8	V
V _{IH}	Input High Voltage		2.0		5.0	V
V _{OL}	Output Low Voltage, I _{OUT} = - 4mA				0.4	V
V _{OH}	Output High Voltage, I _{OUT} = 4 mA		2.4			V
ΙL	Input Leakage Current ¹				±10	μΑ
C _I	Input Capacitance				10	pF
C_L	Load Capacitance				10	pF

Notes:

- 1. Not applicable for pins with pull-up or pull-down resistors.
- 2. The Digital inputs and outputs are TTL 5V compli-

2.0 TIMING CHARACTERISTICS

FIGURE 3. TYPICAL INTERFACE BETWEEN TERMINAL EQUIPMENT AND THE XRT73L02M (DUAL-RAIL DATA)






FIGURE 4. TRANSMITTER TERMINAL INPUT TIMING



SYMBOL	PARAMETER	MIN	TYP	MAX	UNITS
TxClk	Duty Cycle E3 DS3 STS-1	30	50 34.368 44.736 51.84	70	% MHz MHz MHz
t _{RTX}	TxCLK Rise Time (10% to 90%)			4	ns
t _{FTX}	TxCLKFall Time (10% to 90%)			4	ns
t _{TSU}	TPOS/TNEG to TxCLK falling set up time	3			ns
t _{THO}	TPOS/TNEG to TxCLK falling hold time	3			ns
t _{TDY}	TTIP/TRINGto TxCLK rising propagation delay time		8		ns




FIGURE 5. RECEIVER DATA OUTPUT AND CODE VIOLATION TIMING



SYMBOL	PARAMETER	MIN	TYP	MAX	UNITS
RxClk	Duty Cycle E3	45	50 34.368	55	% MHz
	DS3		44.736		MHz
	STS-1		51.84		MHz
t _{RRX}	RxCLK rise time (10% o 90%)	5	2	4	ns
t _{FRX}	RxCLKfalling time (10% to 90%)	67.	2	4	ns
t _{CO}	RxCLKto RPOS/RNEG delay time	. %.		4	ns
t _{LCVO}	RxCLK to rising edge of LCV output delay	25 7	2.5		ns

FIGURE 6. TRANSMIT INTERFACE CIRCUIT FOR E3, DS3 AND STS-1 RATES



3.0 LINE SIDE CHARACTERISTICS:

fied in ITU-T G.703 for 34.368 Mbits/s is shown in Figure 7.

3.1 E3 LINE SIDE PARAMETERS:

The XRT73L02M line output at the transformer output meets the pulse shape specified in ITU-T G.703 for 34.368 Mbits/s operation. The pulse mask as speci-

FIGURE 7. PULSE MASK FOR E3 (34.368 MBITS/S) INTERFACE AS PER ITU-T G.703




TABLE 3: E3 TRANSMITTER LINE SIDE OUTPUT AND RECEIVER LINE SIDE INPUT SPECIFICATIONS

PARAMETER	MIN	ТҮР	MAX	UNITS
TRANSMITTER LINE SIDE OUTPUT C	CHARACTERISTIC	cs		
Transmit Output Pulse Amplitude (Measured at secondary of the transformer)	0.9	1.0	1.1	V_{pk}
Transmit Output Pulse Amplitude Ratio	0.95	1.00	1.05	
Transmit Output Pulse Width	12.5	14.55	16.5	ns
RECEIVER LINE SIDE INPUT CHA	RACTERISTICS		•	•
Receiver Sensitivity (length of cable)		1200		feet
Interference Margin	-20	-16		dB
Jitter Tolerance @ Jitter Frequency 800KHz	0.15	0.30		Ul _{PP}
Signal level to Declare Loss of Signal			-35	dB
Signal Level to Clear Loss of Signal	-15			dB
Occurence of LOS to LOS Declaration Time	10		255	UI
Termination of LOS to LOS Clearance Time	10		255	UI

Note: The above values are at

TA = 25^{0} C and V_{DD} = $3.3 V \pm 5\%$.



FIGURE 8. BELLCORE GR-253 CORE TRANSMIT OUTPUT PULSE TEMPLATE FOR SONET STS-1 APPLICATIONS




TABLE 4: STS-1 PULSE MASK EQUATIONS

TIME IN UNIT INTERVALS	NORMALIZED AMPLITUDE
LOWER	CURVE
-0.85 ≤ T ≤ -0.38	- 0.03
-0.38 ≤ T ≤ 0.36	$0.5 \left[1 + \sin \frac{\pi}{2} \left(1 + \frac{T}{0.18} \right) \right] - 0.03$
$0.36 \le T \le 1.4$	- 0.03
UPPER	CURVE
-0.85 ≤ T ≤ -0.68	0.03
-0.68 ≤ T ≤ 0.26	$0.5 \left[1 + \sin \frac{\pi}{2} \left(1 + \frac{T}{0.34} \right) \right] + 0.03$
0.26 ≤ T ≤ 1.4	$0.1 + 0.61 \times e^{-2.4[T-0.26]}$

TABLE 5: STS-1 TRANSMITTER LINE SIDE OUTPUT AND RECEIVER LINE SIDE INPUT SPECIFICATIONS (GR-253)

PARAMETER	Min	Түр	Max	Units					
TRANSMITTER LINE SIDE OUTPUT CHARACTERISTICS									
Transmit Output Pulse Amplitude (measured with TxLEV = 0)		0.75		V_{pk}					
Transmit Output Pulse Amplitude (measured with TxLEV = 1)		0.98		V_{pk}					
Transmit Output Pulse Width	8.6	9.65	10.6	ns					
Transmit Output Pulse Amplitude Ratio	0.9	1.0	1.1						
RECEIVER LINE SIDE INPUT CHARACTERISTICS									
Receiver Sensitivity (length of cable)	900	1100		feet					
Jitter Tolerance @ Jitter Frequency 400 KHz	0.15	0.79		Ul _{pp}					

NOTE: The above values are at

TA = 25° C and $V_{DD} = 3.3 \text{ V} \pm 5\%$

FIGURE 9. TRANSMIT OUPUT PULSE TEMPLATE FOR DS3 AS PER BELLCORE GR-499






TABLE 6: DS3 PULSE MASK EQUATIONS

TIME IN UNIT INTERVALS	NORMALIZED AMPLITUDE							
LOWER CURVE								
-0.85 ≤ T ≤ -0.36	- 0.03							
-0.36 ≤ T ≤ 0.36	$0.5 \left[1 + \sin \frac{\pi}{2} \left(1 + \frac{T}{0.18} \right) \right] - 0.03$							
$0.36 \le T \le 1.4$	- 0.03							
UPPE	R CURVE							
-0.85 <u>< T</u> ≤ -0.68	0.03							
-0.68 ≤ T ≤ 0.36	$0.5 \left[1 + \sin \frac{\pi}{2} \left(1 + \frac{T}{0.34} \right) \right] + 0.03$							
0.36 ≤ T ≤ 1.4	$0.08 + 0.407 \text{ x e}^{-1.84[\text{T}-0.36]}$							

TABLE 7: DS3 TRANSMITTER LINE SIDE OUTPUT AND RECEIVER LINE SIDE INPUT SPECIFICATIONS (GR-499)

PARAMETER	Min	ТҮР	MAX	Units						
TRANSMITTER LINE SIDE OUTPUT CHARACTERISTICS										
Transmit Output Pulse Amplitude (measured with TxLEV = 0)	m	0.75		V_{pk}						
Transmit Output Pulse Amplitude (measured with TxLEV = 1)	10 My	1.0		V_{pk}						
Transmit Output Pulse Width	10.10	11.18	12.28	ns						
Transmit Output Pulse Amplitude Ratio	0.9	1.0	3 1.1							
RECEIVER LINE SIDE INPUT CHARACTERISTICS										
Receiver Sensitivity (length of cable)	900	1100		feet						
Jitter Tolerance @ 400 KHz (Cat II)		0.60		Ul _{pp}						

Note: The above values are at

TA = 25° C and V_{DD} = 3.3V ± 5%.

FIGURE 10. MICROPROCESSOR SERIAL INTERFACE STRUCTURE




FIGURE 11. TIMING DIAGRAM FOR THE MICROPROCESSOR SERIAL INTERFACE




Table 8: Microprocessor Serial Interface Timings (T_A = 25 0 C, V_{DD} =3.3V± 5% and load = 10pF)

SYMBOL	PARAMETER	MIN.	TYP.	MAX	Units
t ₂₁	CS Low to Rising Edge of SCIk	5			ns
t ₂₂	SDI to Rising Edge of SCIk	5			ns
t ₂₃	SDI to Rising Edge of SCIk Hold Time	5			ns



Table 8: Microprocessor Serial Interface Timings ($T_A = 25^{\circ}C$, $V_{DD} = 3.3V \pm 5\%$ and load = 10pF)

SYMBOL	PARAMETER	MIN.	TYP.	MAX	Units
t ₂₄	SCIk "Low" Time		25		ns
t ₂₅	SCIk "High" Time		25		ns
t ₂₆	SCIk Period		50		ns
t ₂₇	Falling Edge of SCIk to rising edge of CS	0			ns
t ₂₈	CS "Inactive" Time	50			ns
t ₂₉	Falling Edge of SClk to SDO Valid Time			20	ns
t ₃₀	Falling Edge of SCIk to SDO Invalid Time			10	ns
t ₃₁	Rising edge of CS to High Z		10		ns
t ₃₂	Rise/Fall time of SDO Output			5	ns

Thigh Z

Output

On the Order of the Order o



REV. 1.0.0

FUNCTIONAL DESCRIPTION:

Figure 1 shows the functional block diagram of the device. Each channel can be independently configured either by Hardware Mode or by Host Mode to support E3, DS3 or STS-1 modes. A detailed operation of each section is described below.


Each channel consists of the following functional blocks:

4.0 THE TRANSMITTER SECTION:

The Transmitter Section, within each Channel, accepts TTL/CMOS level signals from the Terminal Equipment in selectable data formats.


- Convert the CMOS level B3ZS or HDB3 encoded data into pulses with shapes that are compliant with the
 various industry standard pulse template requirements. Figures 7, 8 and 9 illustrate the pulse template
 requirements.
- Encode the un-encoded NRZ data into either B3ZS format (for DS3 or STS-1) or HDB3 format (for E3) and convert to pulses with shapes and width that are compliant with industry standard pulse template requirements. Figures 7, 8 and 9 illustrate the pulse template requirements.
- In Single-Rail or un-encoded Non-Return-to-Zero (NRZ) mode, data is input via TPOS_n pins while TNEG_n pins must be grounded. The NRZ or Single-Rail mode is selected when the SR/DR input pin is "High" (in Hardware Mode) or bit 0 of channel control register is "1" (in Host Mode). Figure 12 illustrates the Single-Rail or NRZ format.

FIGURE 12. SINGLE-RAIL OR NRZ DATA FORMAT (ENCODER AND DECODER ARE ENABLED)



• In Dual-Rail mode, data is input via TPOS_n and TNEG_n pins. TPOS_n contains positive data and TNEG_n contains negative data. The SR/DR input pin = "Low" (in Hardware Mode) or bit 0 of channel register = "0" (in Host Mode) enables the Dual-Rail mode. Figure 13 illustrates the Dual-Rail data format.

FIGURE 13. DUAL-RAIL DATA FORMAT (ENCODER AND DECODER ARE DISABLED)



4.0.1 TRANSMIT CLOCK:

The Transmit Clock applied via TxClk_n pins, for the selected data rate (for E3 = 34.368 MHz, DS3 = 44.736 MHz or STS-1 = 51.84 MHz), is duty cycle corrected by the internal PLL circuit to provide a 50% duty cycle clock to the pulse shaping circuit. This allows a 30% to 70% duty cycle Transmit Clock to be supplied.


4.0.2 B3ZS/HDB3 ENCODER:

When the Single-Rail (NRZ) data format is selected, the Encoder Block encodes the data into either B3ZS format (for either DS3 or STS-1) or HDB3 format (for E3).

4.0.2.1 B3ZS Encoding:

An example of B3ZS encoding is shown in Figure 14. If the encoder detects an occurrence of three consecutive zeros in the data stream, it is replaced with either B0V or 00V, where 'B' refers to Bipolar pulse that is compliant with the Alternating polarity requirement of the AMI (Alternate Mark Inversion) line code and 'V' refers to a Bipolar Violation (e.g., a bipolar pulse that violates the AMI line code). The substitution of B0V or 00V is made so that an odd number of bipolar pulses exist between any two consecutive violation (V) pulses. This avoids the introduction of a DC component into the line signal.


FIGURE 14. B3ZS ENCODING FORMAT



4.0.2.2 HDB3 Encoding:

An example of the HDB3 encoding is shown in Figure 15. If the HDB3 encoder detects an occurrence of four consecutive zeros in the data stream, then the four zeros are substituted with either 000V or B00V pattern. The substitution code is made in such a way that an odd number of bipolar (B) pulses exist between any consecutive V pulses. This avoids the introduction of DC component into the analog signal.

FIGURE 15. HDB3 ENCODING FORMAT



Notes:

- 1. When Dual-Rail data format is selected, the B3ZS/HDB3 Encoder is automatically disabled.
- 2. In Dual-Rail format, the Bipolar Violations in the incoming data stream is converted to valid data pulses.
- 3. Encoder and Decoder is enabled only in Single-Rail mode.



REV. 1.0.0

4.0.3 TRANSMIT PULSE SHAPER:

The Transmit Pulse Shaper converts the B3ZS encoded digital pulses into a single analog Alternate Mark Inversion (AMI) pulse that meet the industry standard mask template requirements for STS-1 and DS3. See Figures 8 and 9.

For E3 mode, the pulse shaper converts the HDB3 encoded pulses into a single full amplitude square shaped pulse with very little slope. This is illustrated in Figure 7.

The Pulse Shaper Block also includes a Transmit Build Out Circuit, which can either be disabled or enabled by setting the TxLEV_n input pin "High" or "Low" (in Hardware Mode) or setting the TxLEV_n bit to "1" or "0" in the control register (in Host Mode).

For DS3/STS-1 rates, the Transmit Build Out Circuit is used to shape the transmit waveform that ensures that transmit pulse template requirements are met at the Cross-Connect system. The distance between the transmitter output and the Cross-Connect system can be between 0 to 450 feet.

For E3 rate, since the output pulse template is measured at the secondary of the transformer and since there is no Cross-Connect system pulse template requirements, the Transmit Build Out Circuit is always disabled.

4.0.3.1 Guidelines for using Transmit Build Out Circuit:

If the distance between the transmitter and the DSX3 or STSX-1, Cross-Connect system, is less than 225 feet, enable the Transmit Build Out Circuit by setting the TxLEV_n input pin "Low" (in Hardware Mode) or setting the TxLEV_n control bit to "0" (in Host Mode).

If the distance between the transmitter and the DSX3 or STSX-1 is greater than 225 feet, disable the Transmit Build Out Circuit.

4.0.3.2 Interfacing to the line:


The differential line driver increases the transmit waveform to appropriate level and drives into the 75 Ω load as shown in Figure 6.

4.0.4 Transmit Drive Monitor:

This feature is used for monitoring the transmit line for occurrence of fault conditions such as a short circuit on the line or a defective line driver.

To activate this function, connect MTIP_n pins to the TTIP_n lines via a 270 Ω resistor and MRing_n pins to TRING n lines via 270 Ω resistor as shown in Figure 16.

FIGURE 16. TRANSMIT DRIVER MONITOR SET-UP.





REV. 1.0.0

When the MTIP_n and MRING_n are connected to the TTIP_n and TRING_n lines, the drive monitor circuit monitors the line for transitions. The DMO_n (Drive Monitor Output) will be asserted "Low" as long as the transitions on the line are detected via MTIP_n and MRING_n.

If no transitions on the line are detected for 128 ± 32 TxClk_n periods, the DMO_n output toggles "High" and when the transitions are detected again, DMO_n toggles "Low".

NOTES:

- 1. The Drive Monitor Circuit is only for diagnostic purpose and does not have to be used to operate the transmitter.
- 2. With TxMON pin "High", MTIP and MRING will be internally connected to TTIP and TRING for self-monitoring.

4.0.5 TRANSMITTER SECTION ON/OFF:

The transmitter section of each channel can either be turned on or off. To turn on the transmitter, set the input pin TxON to "High" (in Hardware Mode) or in Host Mode set the TxON_n control bits and tie the TxON pins "High"

When the transmitter is turned off, TTIP n and TRING n are tri-stated.

NOTES

- 1. This feature provides support for Redundancy.
- 2. If configured in Host mode, to permit a system designed for redundancy to quickly shut-off the defective line card and turn on the back-up line card, setting the TxON_n control bits transfers the control to TxON pins.

5.0 THE RECEIVER SECTION:

This section describes the detailed operation of the various blocks in the receiver. The receiver recovers the TTL/CMOS level data from the incoming bipolar B3ZS or HDB3 encoded input pulses.

5.0.1 AGC/EQUALIZER:

The Adaptive Gain Control circuit amplifies the incoming analog signal and compensates for the various flat losses and also for the loss at one-half symbol rate. The AGC has a dynamic range of 30 dB.

The Equalizer restores the integrity of the signal and compensates for the frequency dependent attenuation up to 900 feet of coaxial cable (1300 feet for E3). The Equalizer also boosts the high frequency content of the signal to reduce Inter-Symbol Interference (ISI) so that the slicer slices the signal at 50% of peak voltage to generate Positive and Negative data.

The Equalizer can either be "IN" or "OUT" by setting the REQEN_n pin "High" or "Low" (in Hardware Mode) or setting the REQEN n control bit to "1" or "0" (in Host Mode).

RECOMMENDATIONS FOR EQUALIZER SETTINGS:

The Equalizer has two gain settings to provide optimum equalization. In the case of normally shaped DS3/STS-1 pulses (pulses that meet the template requirements) that has been driven through 0 to 900 feet of cable, the Equalizer can be left "IN" by setting the REQEN_n pin to "High" (in Hardware Mode) or setting the REQEN_n control bit to "1" (in Host Mode).

However, for square-shaped pulses such as E3 or for DS3/STS-1 high pulses (that does not meet the pulse template requirements), it is recommended that the Equalizer be left "OUT" for cable length less than 300 feet by setting the REQEN_n pin "Low" (in Hardware Mode) or by setting the REQEN_n control bit to "0" (in Host Mode). This would help to prevent over-equalization of the signal and thus optimize the performance in terms of better jitter transfer characteristics.

Note: The results of extensive testing indicates that even when the Equalizer was left "IN" (REQEN_n = "HIGH"), regardless of the cable length, the integrity of the E3 signal was restored properly over 0 to 12 dB cable loss at Industrial Temperature.



REV. 1.0.0

The Equalizer also contain an additional 20 dB gain stage to provide the line monitoring capability of the resistively attenuated signals which may have 20dB flat loss. This capability can be turned on by setting the RxMON_n bits in the control register or by setting the RxMON pin "High".

5.0.1.1 Interference Tolerance:

For E3 mode, ITU-T G.703 Recommendation specifies that the receiver be able to recover error-free clock and data in the presence of a sinusoidal interfering tone signal. For DS3 and STS-1 modes, the same recommendation is being used. Figure 17 shows the configuration to test the interference margin for DS3/STS1. Figure 18 shows the set up for E3.

FIGURE 17. INTERFERENCE MARGIN TEST SET UP FOR DS3/STS-1




FIGURE 18. INTERFERENCE MARGIN TEST SET UP FOR E3.




TABLE 9: INTERFERENCE MARGIN TEST RESULTS

Mode	CABLE LENGTH (ATTENUATION)	Interference Tolerance			
E3	0 dB	- 17 dB			
E3	12 dB	-15 dB			

REV. 1.0.0

TABLE 9: INTERFERENCE MARGIN TEST RESULTS

Mode	CABLE LENGTH (ATTENUATION)	Interference Tolerance		
DS3	0 feet	-16 dB		
	225 feet	- 15dB		
	450 feet	- 15dB		
	0 feet	- 17 dB		
STS-1	225 feet	- 16 dB		
	450 feet	- 16 dB		

5.0.2 CLOCK AND DATA RECOVERY:

The Clock and Data Recovery Circuit extracts the embedded clock, from the sliced digital data stream and provides the retimed data to the B3ZS (HDB3) decoder.

The Clock Recovery PLL can be in one of the following two modes:

TRAINING MODE:

In the absence of input signals at RTIP_n and RRING_n pins, or when the frequency difference between the recovered line clock signal and the reference clock applied on the E3/DS3/STS1CLK input pins exceed 0.5%, a Loss of Lock condition is declared by toggling RLOL_n output pin "High" (in Hardware Mode) or setting the RLOL_n bit to "1" in the control registers. Also, the clock output on the RxClk_n pins are the same as the reference clock applied on E3/DS3/STS1CLK pins

DATA/CLOCK RECOVERY MODE:

In the presence of input line signals on the RTIP_n and RRING_n input pins and when the frequency difference between the recovered clock signal and the reference clock signal is less than 0.5%, the clock that is output on the RxClk_n out pins is the Recovered Clock signal.

5.0.3 B3ZS/HDB3 DECODER:

The decoder block takes the output from clock and data recovery block and decodes the B3ZS (for DS3 or STS-1) or HDB3 (for E3) encoded line signal and detects any coding errors or excessive zeros in the data stream.

When the input signal violates the B3ZS or HDB3 coding sequence for bipolar violation or contains three (for B3ZS) or four (for HDB3) or more consecutive zeros, an active "High" pulse is generated on the RLCV_n output pins to indicate line code violation.

NOTE: In Single- Rail (NRZ) mode, the decoder is bypassed.

5.0.4 LOS (Loss of Signal) Detector:

5.0.4.1 DS3/STS-1 LOS Condition:

A Digital Loss of SIgnal (DLOS) condition occurs when a string of 175 ± 75 consecutive zeros occur on the line. When the DLOS condition occurs, the DLOS_n bit is set to "1" in the status control register. DLOS condition is cleared when the detected average pulse density is greater than 33% for 175 ± 75 pulses.

Analog Loss of Signal (ALOS) condition occurs when the amplitude of the incoming line signal is below the threshold as shown in the Table 10. The status of the ALOS condition is reflected in the ALOS_n status control register.



REV. 1.0.0

RLOS is the logical OR of the DLOS and ALOS states. When the RLOS condition occurs the RLOS_n output pin is toggled "High" and the RLOS_n bit is set to "1" in the status control register.

TABLE 10: THE ALOS (ANALOG LOS) DECLARATION AND CLEARANCE THRESHOLDS FOR A GIVEN SETTING OF REQEN (DS3 AND STS-1 APPLICATIONS)

APPLICATION	REQEN SETTING	SIGNAL LEVEL TO DECLARE ALOS	SIGNAL LEVEL TO CLEAR ALOS
DS3	0	≤17 mV	≥70 mV
	1	≤20 mV	≥90 mV
STS-1	0	≤20 mV	≥90 mV
	1	≤25 mV	≥115 mV


DISABLING ALOS/DLOS DETECTION:

For debugging purposes it is useful to disable the ALOS and/or DLOS detection. Setting both ALOSDIS_n and DLOSDIS_n bits disables the LOS detection on a per channel basis.

5.0.4.2 E3 LOS Condition:

If the level of incoming line signal drops below the threshold as described in the ITU-T G.775 standard, the LOS condition is detected. Loss of signal level is defined to be between 15 and 35 dB below the normal level. If the signal drops below 35 dB for 175 ± 75 consecutive pulse periods, LOS condition is declared. This is illustrated in Figure 19.

FIGURE 19. LOSS OF SIGNAL DEFINITION FOR E3 AS PER ITU-T G.775



REV. 1.0.0

As defined in ITU-T G.775, an LOS condition is also declared between 10 and 255 UI (or E3 bit periods) after the actual time the LOS condition has occurred. The LOS condition is cleared within 10 to 255 UI after restoration of the incoming line signal. Figure 20 shows the LOS declaring and clearing conditions.

Actual Occurrence Line Signal of LOS Condition is Restored RTIP/ RRing Time Range for 255 UI 10 UI 255 UI LOS Declaration **RLOS Output Pin** 0'UI Time Range for G.775 Complianc LOS Clearance Compliance

FIGURE 20. LOSS OF SIGNAL DEFINITION FOR E3 AS PER ITU-T G.775.

5.0.4.3 Muting the Recovered Data with LOS condition:

When the LOS condition is declared, the clock recovery circuit locks into the reference clock applied to the E3/DS3/STS1CLK pin and output this clock on the RxClk_n output. In Single Frequency Mode (SFM), the clock recovery locks into the rate clock generated and output this clock on the RxClk_n pins. The data on the RPOS_n and RNEG_n pins can be forced to zero by pulling the LOSMUT pin "High" (in Hardware Mode) or by setting the LOSMUT_n bits in the individual channel control register to "1" (in Host Mode).

NOTE: When the LOS condition is cleared, the recovered data is output on RPOS_n and RNEG_n pins.

6.0 JITTER:

There are three fundamental parameters that describe circuit performance relative to jitter:


- Jitter Tolerance (Receiver)
- Jitter Transfer (Receiver/Transmitter)
- Jitter Generation

6.0.1 JITTER TOLERANCE - RECEIVER:

Jitter tolerance is a measure of how well a Clock and Data Recovery unit can successfully recover data in the presence of various forms of jitter. It is characterized by the amount of jitter required to produce a specified bit error rate. The tolerance depends on the frequency content of the jitter. Jitter Tolerance is measured as the jitter amplitude over a jitter spectrum for which the clock and data recovery unit achieves a specified bit error rate (BER). To measure the jitter tolerance as shown in Figure 21, jitter is introduced by the sinusoidal modulation of the serial data bit sequence.

REV. 1.0.0

FIGURE 21. JITTER TOLERANCE MEASUREMENTS




Input jitter tolerance requirements are specified in terms of compliance with jitter mask which is represented as a combination of points. Each point corresponds to a minimum amplitude of sinusoidal jitter at a given jitter frequency.

6.0.1.1 DS3/STS-1 Jitter Tolerance Requirements:

Bellcore GR-499 CORE, Issue 1, December 1995 specifies the minimum requirement of jitter tolerance for Category I and Category II. The jitter tolerance requirement for Category II is the most stringent. Figure 22 shows the jitter tolerance curve as per GR-499 specification.

FIGURE 22. INPUT JITTER TOLERANCE FOR DS3/STS-1






6.0.1.2 E3 Jitter Tolerance Requirements:

ITU-T G.823 standard specifies that the clock and data recovery unit must be able to accommodate and tolerate jitter up to certain specified limits. Figure 23 shows the tolerance curve.

FIGURE 23. INPUT JITTER TOLERANCE FOR E3



As shown in the Figures 22 and 23 above, in the jitter tolerance measurement, the dark line indicates the minimum level of jitter that the E3/DS3/STS-1 compliant component must tolerate.

The Table 11 below shows the jitter amplitude versus the modulation frequency for various standards.

TABLE 11: JITTER AMPLITUDE VERSUS MODULATION FREQUENCY (JITTER TOLERANCE)

BIT RATE	STANDARD	INPUT JITTER AMPLITUDE (UI P-P)			MODULATION FREQUENCY				
(KB/S)	OTANDARD	A1	A2	А3	F1(Hz)	F2(Hz)	F3(KHz)	F4(KHz)	F5(KHz)
34368	ITU-T G.823	1.5	0.15	-	100	1000	10	800	-
44736	GR-499 CORE Cat I	5	0.1	-	10	2.3k	60	300	-
44736	GR-499 CORE Cat II	10	0.3	-	10	669	22.3	300	-
51840	GR-253 CORE Cat II	15	1.5	0.15	10	30	300	2	20

6.0.2 JITTER TRANSFER - RECEIVER/TRANSMITTER:

Jitter Transfer function is defined as the ratio of jitter on the output relative to the jitter applied on the input versus frequency.



REV. 1.0.0

There are two distinct characteristics of jitter transfer: i) jitter gain (jitter peaking) defined as the highest ratio above 0dB; and ii) jitter transfer bandwidth. The overall jitter transfer bandwidth is controlled by a low bandwidth loop, typically using a voltage-controller crystal oscillator (VCXO).

The jitter transfer function is a ratio between the jitter output and jitter input for a component, or system often expressed in dB. A negative dB jitter transfer indicates the element removed jitter. A positive dB jitter transfer indicates the element had no effect on jitter.

6.0.3 JITTER GENERATION:

Jitter Generation is defined as the process whereby jitter appears at the output port of the digital equipment in the absence of applied input jitter. Jitter Generation is measured by sending jitter free data to the clock and data recovery circuit and measuring the amount of jitter on the output clock or the re-timed data. Since this is essentially a noise measurement, it requires a definition of bandwidth to be meaningful. The bandwidth is set according to the data rate. In general, the jitter is measured over a band of frequencies.

7.0 SERIAL HOST INTERFACE:

A serial microprocessor interface is included in the XRT73L02M. The interface is generic and is designed to support the common microprocessors/microcontrollers. The XRT73L02M is configured in Host mode when the HOST/HW pin is tied "High". The serial interface includes a serial clock (SClk), serial data input (SDI), serial data output (SDO), chip select (CS) and interrupt output (INT). The serial interface timing is shown in Figure 11.

The active low interrupt output signal ($\overline{\text{INT}}$ pin) indicates alarm conditions like LOS and DMO to the processor. When configured in Host mode, the following input pins,TxLEV_n, TAOS_n, RLB_n, LLB_n, E3_n, STS-1/DS3_n, REQEN_n are disabled and must be connected to ground.

The Table 14 below illustrates the functions of the shared pins in either Host mode or in Hardware mode.

PIN NUMBER	IN HOST MODE	IN HARDWARE MODE
29	CS	RxClkINV
30	SCIk	TxCikiNV
31	SDI	RxON
27	SDO	RxMON
28	ĪNT	LOSMUT

TABLE 12: FUNCTIONS OF SHARED PINS

Note: While configured in Host mode, the TxON input pin will be active if the TxON_n bits in the control register are set to "1", and can be used to turn on and off the transmit output drivers. This permits a system designed for redundancy to quickly switch out a defective line card and switch-in the backup line card.

TABLE 13: REGISTER MAP AND BIT NAMES

ADDRESS	PARAMETER NAME	DATA BITS							
(HEX)		7	6	5	4	3	2	1	0
0x00	APS/Redundancy (read/write)	Reserved		RxON-1	RxON_0	Reserved		TxON-1	TxON_0

REV. 1.0.0

TABLE 13: REGISTER MAP AND BIT NAMES

Address	PARAMETER	DATA BITS								
(HEX)	NAME	7	6	2	1	0				
0x20	Interrupt Enable- Global (read/write)			Res	served			INTEN_1	INTEN_0	
0x21	Interrupt Status (read only)			Res	served			INTST_1	INTST_0	
0x22- 0x3D	Reserved	X .				erved				
0x3E	Chip_id (read only)	* 70			Device part	number (7:0))			
0x3F	Chip_version (read only)	35%	00/1	(Chip revision	number (7:	0)			
			Ay no	Topo of	Device part	nention manufa	ed in the course of the course	nis Y		



TABLE 14: REGISTER MAP DESCRIPTION - GLOBAL

Address (Hex)	Түре	REGISTER NAME	SYMBOL		DEFAULT VALUE		
			RxON_n	Bit 4 = RxON_ Receiver Turn on the Receive	0		
0x00	R/W	APS/Redu ndancy	TxON_n	Bit 0 = TxON_ Table below shon the bit and	0		
		0.13		Bit	Pin	Transmitter Status	
		0 × 0	Ď.	0	0	OFF	
		(S)	0	0	1	OFF	
		7	440.	1	0	OFF	
		an	ON O	1	1	ON	
0x20	R/W	Interrupt Enable	INTEN_D	Bit 1 = INTEN Writing a "1" the correspond	0		
0x21	Read Only	Interrupt Status	INTST_G	Bit 1 = INTST Respective bit required. The registers are r	0		
0x22 - 0x3D				Rese	erved	no	
0x3E	Read Only	Device Number	Chip_id	This read only	register contai	ins device id.	
0x3F	Read Only	Version Number	Chip_version	This read only	register contai	ins chip version number	

TABLE 15: REGISTER MAP AND BIT NAMES - CHANNEL 0 REGISTERS

Address	PARAMETER	DATA BITS								
(HEX)	NAME	7	6	5	4	3	2	1	0	
0x01	Interrupt Enable (read/write)			Reserved			RLOLIE_0	RLOSIE_ 0	DMOIE_0	
0x02	Interrupt Status (reset on read)			Reserved			RLOLIS_0	RLOSIS_ 0	DMOIS_0	
0x03	Alarm Status (read only)	Reserved	PRBSLS_0	DLOS_0	ALOS_0	Reserved	RLOL_0	RLOS_0	DMO_0	



TABLE 15: REGISTER MAP AND BIT NAMES - CHANNEL 0 REGISTERS

Address	PARAMETER	DATA BITS								
(HEX)	NAME	7	6	5	4	3	2	1	0	
0x04	Transmit Control (read/write)	Reserved		TxMON_0	INSPRBS _0	Reserved	TAOS_0	TxClkINV _0	TxLEV_0	
0x05	Receive Control (read/write)	Reserved		DLOSDIS _0	ALOSDIS _0	RxClkINV_ 0	LOSMUT_ 0	RxMON_0	REQEN_ 0	
0x06	Block Control (read/write)	Reserved		PRBSEN_ 0	RLB_0	LLB_0	E3_0	STS1/ DS3_0	SR/DR_0	
0x07	Reserved			Reserved					1	
0x08	Reserved	9, 0	<u> </u>	Reserved						

TABLE 16: REGISTER MAP AND BIT NAMES - CHANNEL 1 REGISTERS

Address	PARAMETER	an-	9,	0	DATA	Вітѕ			
(HEX)	NAME	7	6 6	50	4	3	2	1	0
0x09	Interrupt Enable (read/write)		19th	Reserved	duo.		RLOLIE_1	RLOSIE_ 1	DMOIE_1
0x0A	Interrupt Status (reset on read)		~(Reserved	8 (Q)	<u>ئ</u>	RLOLIS_1	RLOSIS_ 1	DMOIS_1
0x0B	Alarm Status (read only)	Reserved	PRBSLS_ 1	DLOS	ALOS_1	Reserved	RLOL_1	RLOS_1	DMO_1
0x0C	Transmit Con- trol (read/write)	Rese	erved	TxMON_1	INSPRBS _1	Reserved	TAOS_1	TxClkINV _1	TxLEV_1
0x0D	Receive Control (read/write)	Rese	erved	DLOSDIS _1	ALOSDIS _1	RXCIKINV _1	LOSMUT_ 1	RxMON_1	REQEN_1
0x0E	Block Control (read/write)	Rese	erved	PRBSEN_ 1	RLB_1	LLB_1	E3_1	STS1/ DS3_1	SR/DR_1
0x0F	Reserved				Rese	erved			
0x10	Reserved				Rese	erved			



TABLE 17: REGISTER MAP DESCRIPTION - CHANNEL 0

Address (Hex)	Түре	REGISTER NAME	BIT#	SYMBOL	DESCRIPTION	DEFAULT VALUE
			D0	DMOIE_n	Writing a "1" to this bit enables an interrupt when the no transmission detected on channel output.	0
			D1	RLOSIE_n	Writing a "1" to this bit enables an interrupt when Receive Los of Signal is detected.	0
0x01 (ch 0)	R/W	Interrupt	D2	RLOLIE_n	Writing a "1" to this bit enables an interrupt when Receive Loss of Lock condition is detected	0
0x09 (ch 1)		Enable (source	D3		Reserved	0
		level)	D7-D4		Reserved	
		9,	DO C	DMOIS_n	This bit is set every time a DMO status change has occurred since the last cleared interrupt. This bit is cleared when the register bit is read.	0
		Interrupt	D1	RLOSIS_n	This bit is set every time a RLOS status change has occurred since the last cleared interrupt. This bit is cleared when the register bit is read.	0
0x02 (ch 0) 0x0A (ch 1)	0x02 (ch 0) Reset 0x0A (ch 1) on Read		D2	RLOLIS_n	This bit is set every time a RLOL status change has occurred since the last cleared interrupt. This bit is cleared when the register bit is read.	0
			D3	6	Reserved	0
			D7-D4		Reserved	
			D0	DMO_n	This bit is set every time the MTIP_0/MRing_0 input pins have not detected any bipolar pulses for 128 consecutive bit periods.	0
			D1	RLOS_n	This bit is set every time the receiver declares an LOS condition.	0
			D2	RLOL_n	This bit is set every time when the receiver declares a Loss of Lock condition.	0
			D3		Reserved	0
0x03 (ch 0) 0x0B (ch 1)			D4	ALOS_n	This bit is set every time the receiver declares Analog LOS condition.	0
			D5	DLOS_n	This bit is set every time the receiver declares Digital LOS condition.	0
			D6	PRBSLS_n	This bit is set every time the PRBS detector is not in sync.	0
			D7		Reserved	



REV. 1.0.0

TABLE 17: REGISTER MAP DESCRIPTION - CHANNEL 0

Address (Hex)	Түре	REGISTER NAME	BIT#	SYMBOL	DESCRIPTION	DEFAULT VALUE		
			D0	TxLEV_n	Set this bit for cable length greater than 225 feet. Note: See section 4.03 for detailed description.	0		
			D1	TxClkINV_	Set this bit to sample the data on TPOS/TNEG pins on the rising edge of TxClk.	0		
0x04 (ch 0)	R/W	Transmit	D2	TAOS_n	Set this bit to send a continuous stream of marks (All Ones) out at the TTIP and TRING pins.	0		
0x0C (ch 1)		Control	D3		Reserved			
		On the second	D4 She	INSPRBS_ n	Setting this bit causes the PRBS generator to insert a single-bit error onto the transmit PRBS data stream. Note: PRBS Generator/Detector must be enabled for this bit to have any effect.	0		
			D5	TXMON_n	Setting this bit causes the driver monitor its own transmit driver. When the transmit failure is detected, DMO output pin goes "High" and DMOIS bit is set. When this bit is "0", MTIP and MRing are connected to other transmit channel for monitoring.	0		
			D7-D6	~~	Reserved			
			D0	REQEN_n	Set this bit to enable the Receive Equalizer. Note: See section 5.01 for detailed description.	0		
			D1	RxMON_n	Set this bit to configure the Receiver in monitoring mode. In this mode, the Receiver can monitor a signal at the RTIP/RRING pins that has be attenuated up to 20dB flat loss.	0		
0x05 (Ch 0) 0x0D (Ch 1)	R/W	Receive Control	D2	LOSMUT_ n	Setting this bit causes the RPOS/RNEG outputs to "0" while the LOS condition is declared. Note: If the bit has ben set, it will remain set even after LOS condition is cleared.	0		
			D3	RxClkINV_ n	Set this bit to configure the Receiver to output RPOS/RNEG data on the falling edge of RxClk_0.	0		
			D4	ALOSDIS_ n	Set this bit to disable the ALOS detector.	0		
			D5	DLOSDIS_ n	Set this bit to disable the DLOS detector.	0		
			D7-D6	Reserved				



TABLE 17: REGISTER MAP DESCRIPTION - CHANNEL 0

Address (Hex)	Түре	REGISTER NAME	BIT#	SYMBOL		DESCRIPT	ION	DEFAULT VALUE	
	D0 SR/\overline{DR}_n Setting this bit configures the Receiver and Tramitter in Single-Rail (NRZ) mode. **Note: See section 4.0 for detailed description.**						ode.	0	
			D1	STS-1/ DS3_n	Setting this be mode. Note: This be figured to ope	0			
			D2	E3_n	Setting this bi	t configures the	channel in E3 mode.	0	
		0/3/6	D3	LLB_n	Setting this bit back mode.	t configures the	channel in Local Loop-	0	
0x06 (Ch 0) 0x0E (Ch 1)	R/W	Block Con- trol	D4 (RLB_n	Setting this be Loopback mo	0			
		17	y 9	600	RLB_n	LLB_n	Loopback Mode		
			3	70	0	0	Normal Operation		
			3	6	0	1	Analog Local		
				Ox	2 1%	0	Remote		
				.00	1 1 1	3 1	Digital		
			D5	PRBSEN_ n	Setting this b tor. PRBS ger 1 (DS3 or ST3 The pattern of pattern.	0			
			D7-D6			Reserve	d		
			D0			Reserved	Te Co	0	
			D1			Reserved	Y	0	
			D2			Reserved		0	
			D3		Reserved				
0v07 (Ch 0)	R/W	littor	D4		Reserved				
0x07 (Ch 0) 0x0F (Ch 1)	Ft/VV	Jitter Attenuator	D7-D5		Reserved				
0x08 0x10 0x18 - 0x1f		1			Reserved				

8.0 DIAGNOSTIC FEATURES:

8.1 PRBS GENERATOR AND DETECTOR:


The XRT73L02M contains an on-chip Pseudo Random Binary Sequence (PRBS) generator and detector for diagnostic purpose. This feature is only available in Host mode. With the PRBSEN_n bit = "1", the transmitter will send out PRBS of 2²³-1 in E3 rate or 2¹⁵-1 in STS-1/DS3 rate. At the same time, the receiver PRBS detector is also enabled. When the correct PRBS pattern is detected by the receiver, the RNEG/LCV pin will go "Low" to indicate PRBS synchronization has been achieved. When the PRBS detector is not in sync the PRB-SLS bit will be set to "1" and RNEG/LCV pin will go "High".

With the PRBS mode enabled, the user can also insert a single bit error by toggling "INSPRBS" bit. This is done by writing a "1" to INSPRBS bit. The receiver at RNEG/LCV pin will pulse "High" for one RxClk cycle for every bit error detected. Any subsequent single bit error insertion must be done by first writing a "0" to INSPRBS bit and followed by a "1".

Figure 25 shows the status of RNEG/LCV on when the XRT73L02M is configured in PRBS mode.

NOTE: In PRBS mode, the device is forced to operate in Single-Rail Mode.

FIGURE 24. PRBS MODE



8.2 LOOPBACKS:

The XRT73L02M offers three loop back modes for diagnostic purposes. In Hardware mode, the loop back modes are selected via the RLB_n and LLB_n pins. In Host mode, the RLB_n and LLB_n bits n the Channel control registers select the loop back modes.

8.2.1 ANALOG LOOPBACK:

In this mode, the transmitter outputs (TTIP_n and TRING_n) are connected internally to the receiver inputs (RTIP_n and RRING_n) as shown in Figure 26. Data and clock are output at RCLK_n, RPOS_n and RNEG_n pins for the corresponding transceiver. Analog loop back exercises most of the functional blocks of the device including the jitter attenuator which can be selected in either the transmit or receive path.


XRT73L02M can be configured in Analog Loopback either in Hardware mode via the LLB_n and RLB_n pins or in Host mode via LLB_n and RLB_n bits in the channel control registers.

Notes:

- 1. In the Analog loopback mode, data is also output via TTIP_n and TRING_n pins.
- 2. Signals on the RTIP_n and RRING_n pins are ignored during analog loop back.

REV. 1.0.0

FIGURE 25. ANALOG LOOPBACK




8.2.2 DIGITAL LOOPBACK:

The Digital Loopback function is available either in Hardware mode or Host mode. When the Digital Loopback is selected, the transmit clock (TxClk_n) and transmit data inputs (TPOS_n & TNEG_n) are looped back and output onto the RxClk_n, RPOS_n and RNEG_n pins as shown in Figure 27. The data presented on TxClk, TPOS and TNEG are not output on the TTIP and TRING pins. This provides the capability to configure the protection card (in redundancy applications) in Digital Loopback mode without affecting the traffic on the primary card.

Note: Signals on the RTIP_n and RRING_n pins are ignored during digital loop back.

FIGURE 26. DIGITAL LOOPBACK



8.2.3 REMOTE LOOPBACK:

With Remote loop back activated as shown in Figure 28, the receive data on RTIP and RRING is looped back after the jitter attenuator (if selected in receive or transmit path) to the transmit path using RxClk as transmit timing. The receive data is also output via the RPOS and RNEG pins.




REV. 1.0.0

During the remote loop back mode, if the jitter attenuator is selected in the transmit path, the receive data after the Clock and Data Recovery Block is looped back to the transmit path and passed through the jitter attenuator using RxClk as the transmit timing.

Note: Input signals on TxClk, TPOS and TNEG are ignored during Remote loop back.


FIGURE 27. REMOTE LOOPBACK



8.3 TRANSMIT ALL ONES (TAOS)

Transmit All Ones (TAOS) can be set either in Hardware mode by pulling the TAOS_n pins "High" or in Host mode by setting the TAOS_n control bits to "1" in the Channel control registers. When the TAOS is set, the Transmit Section generates and transmits a continuous AMI all "1's" pattern on TTIP_n and TRING_n pins. The frequency of this "1's" pattern is determined by TxClk_n.TAOS data path is shown in Figure 29.

FIGURE 28. TRANSMIT ALL ONES (TAOS)







ORDERING INFORMATION

PART NUMBER	PACKAGE TYPE	OPERATING TEMPERATURE RANGE		
XRT73L02MIV	14x14 mm, 100 Lead Plastic QFP	-40°C to +85°C		

PACKAGE DIMENSIONS



REVISION HISTORY



EXAR Corporation reserves the right to make changes to the products contained in this publication in order to improve design, performance or reliability. EXAR Corporation assumes no responsibility for the use of any circuits described herein, conveys no license under any patent or other right, and makes no representation that the circuits are free of patent infringement. Charts and schedules contained here in are only for illustration purposes and may vary depending upon a user's specific application. While the information in this publication has been carefully checked; no responsibility, however, is assumed for inaccuracies.

EXAR Corporation does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications unless EXAR Corporation receives, in writing, assurances to its satisfaction that: (a) the risk of injury or damage has been minimized; (b) the user assumes all such risks; (c) potential liability of EXAR Corporation is adequately protected under the circumstances.

Copyright 2000 EXAR Corporation

Datasheet May 2003.

Reproduction, in part or whole, without the prior written consent of EXAR Corporation is prohibited.